MULTI-VALVE INPUT LOGICAL CIRCUIT

MULTI-VALVE INPUT LOGICAL CIRCUIT

PURPOSE:To decrease number of input terminals by transmitting a signal from an output terminal of a gate circuit where an input signal level inputted from input terminals connected in parallel exceeds a threshold value to an input terminal of a combined circuit so as to transmit an output signal acc...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: NAITOU WATARU
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
PULSE TECHNIQUE
TESTING
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator NAITOU WATARU
description PURPOSE:To decrease number of input terminals by transmitting a signal from an output terminal of a gate circuit where an input signal level inputted from input terminals connected in parallel exceeds a threshold value to an input terminal of a combined circuit so as to transmit an output signal according to the constitution of the combined circuit. CONSTITUTION:A multi-value input logical circuit 3 is provided in an integrated circuit 10 in addition to an internal circuit 1 and the circuit 3 consists of gate circuits 4-1-4-n having different threshold values v1-vn and the combined circuit 5. When an input signal (i) exceeding the threshold values v1-vn is inputted to input terminals connected in parallel of the circuits 4-1-4-n, the circuits 4-1-4-n output respectively a signal ''1'', which is transmitted to n-set of input terminals of the circuit 5. When this signal is inputted to gates 6-1-6-n in the circuit 5, only the gate 6-1 is conductive, a control signal c1 is outputted from the output terminal, other gates 6-2-6-n are blocked, causing no control signals c2-cn to be outputted. Further, the signal c1 is transmitted to the internal circuit 1 in the circuit 10.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS59231922A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS59231922A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS59231922A3</originalsourceid><addsrcrecordid>eNrjZFD0DfUJ8dQNc_QJc1Xw9AsIDVHw8Xf3dHb0UXD2DHIO9QzhYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxXgHBppZGxoaWRkaOxsSoAQApoCKW</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MULTI-VALVE INPUT LOGICAL CIRCUIT</title><source>esp@cenet</source><creator>NAITOU WATARU</creator><creatorcontrib>NAITOU WATARU</creatorcontrib><description>PURPOSE:To decrease number of input terminals by transmitting a signal from an output terminal of a gate circuit where an input signal level inputted from input terminals connected in parallel exceeds a threshold value to an input terminal of a combined circuit so as to transmit an output signal according to the constitution of the combined circuit. CONSTITUTION:A multi-value input logical circuit 3 is provided in an integrated circuit 10 in addition to an internal circuit 1 and the circuit 3 consists of gate circuits 4-1-4-n having different threshold values v1-vn and the combined circuit 5. When an input signal (i) exceeding the threshold values v1-vn is inputted to input terminals connected in parallel of the circuits 4-1-4-n, the circuits 4-1-4-n output respectively a signal ''1'', which is transmitted to n-set of input terminals of the circuit 5. When this signal is inputted to gates 6-1-6-n in the circuit 5, only the gate 6-1 is conductive, a control signal c1 is outputted from the output terminal, other gates 6-2-6-n are blocked, causing no control signals c2-cn to be outputted. Further, the signal c1 is transmitted to the internal circuit 1 in the circuit 10.</description><edition>3</edition><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; PULSE TECHNIQUE ; TESTING</subject><creationdate>1984</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19841226&amp;DB=EPODOC&amp;CC=JP&amp;NR=S59231922A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19841226&amp;DB=EPODOC&amp;CC=JP&amp;NR=S59231922A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NAITOU WATARU</creatorcontrib><title>MULTI-VALVE INPUT LOGICAL CIRCUIT</title><description>PURPOSE:To decrease number of input terminals by transmitting a signal from an output terminal of a gate circuit where an input signal level inputted from input terminals connected in parallel exceeds a threshold value to an input terminal of a combined circuit so as to transmit an output signal according to the constitution of the combined circuit. CONSTITUTION:A multi-value input logical circuit 3 is provided in an integrated circuit 10 in addition to an internal circuit 1 and the circuit 3 consists of gate circuits 4-1-4-n having different threshold values v1-vn and the combined circuit 5. When an input signal (i) exceeding the threshold values v1-vn is inputted to input terminals connected in parallel of the circuits 4-1-4-n, the circuits 4-1-4-n output respectively a signal ''1'', which is transmitted to n-set of input terminals of the circuit 5. When this signal is inputted to gates 6-1-6-n in the circuit 5, only the gate 6-1 is conductive, a control signal c1 is outputted from the output terminal, other gates 6-2-6-n are blocked, causing no control signals c2-cn to be outputted. Further, the signal c1 is transmitted to the internal circuit 1 in the circuit 10.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1984</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFD0DfUJ8dQNc_QJc1Xw9AsIDVHw8Xf3dHb0UXD2DHIO9QzhYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxXgHBppZGxoaWRkaOxsSoAQApoCKW</recordid><startdate>19841226</startdate><enddate>19841226</enddate><creator>NAITOU WATARU</creator><scope>EVB</scope></search><sort><creationdate>19841226</creationdate><title>MULTI-VALVE INPUT LOGICAL CIRCUIT</title><author>NAITOU WATARU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS59231922A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1984</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>NAITOU WATARU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NAITOU WATARU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MULTI-VALVE INPUT LOGICAL CIRCUIT</title><date>1984-12-26</date><risdate>1984</risdate><abstract>PURPOSE:To decrease number of input terminals by transmitting a signal from an output terminal of a gate circuit where an input signal level inputted from input terminals connected in parallel exceeds a threshold value to an input terminal of a combined circuit so as to transmit an output signal according to the constitution of the combined circuit. CONSTITUTION:A multi-value input logical circuit 3 is provided in an integrated circuit 10 in addition to an internal circuit 1 and the circuit 3 consists of gate circuits 4-1-4-n having different threshold values v1-vn and the combined circuit 5. When an input signal (i) exceeding the threshold values v1-vn is inputted to input terminals connected in parallel of the circuits 4-1-4-n, the circuits 4-1-4-n output respectively a signal ''1'', which is transmitted to n-set of input terminals of the circuit 5. When this signal is inputted to gates 6-1-6-n in the circuit 5, only the gate 6-1 is conductive, a control signal c1 is outputted from the output terminal, other gates 6-2-6-n are blocked, causing no control signals c2-cn to be outputted. Further, the signal c1 is transmitted to the internal circuit 1 in the circuit 10.</abstract><edition>3</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS59231922A
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
PULSE TECHNIQUE
TESTING
title MULTI-VALVE INPUT LOGICAL CIRCUIT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-29T03%3A13%3A41IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NAITOU%20WATARU&rft.date=1984-12-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS59231922A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true