MANUFACTURE OF SEMICONDUCTOR DEVICE

PURPOSE:To contrive prevention of lateral spike diffusion, stabilization of element characteristics and to achieve a long lifetime of an element by a method wherein, after an epitaxial layer has been selectively removed, and a mask layer has been formed by performing a lithographic method, impuritie...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: SHIGE NORIYUKI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SHIGE NORIYUKI
description PURPOSE:To contrive prevention of lateral spike diffusion, stabilization of element characteristics and to achieve a long lifetime of an element by a method wherein, after an epitaxial layer has been selectively removed, and a mask layer has been formed by performing a lithographic method, impurities are selectively diffused using said mask layer. CONSTITUTION:An n type clad layer 3 consisting of n type GaAlAs, an active layer 4 consisting of GaAs, a p type clad layer 5 consisting of p type GaAlAs, a cap layer 6 consisting of n type GaAs, and a screen layer 11 consisting of Ga1-xAlxAs (x>=0.4) are formed successively. The screen layer 11 is partially removed, and a mask layer 12 with which the cap layer part opposing to the channel 2 will be exposed is formed. When Zn is diffused on the whole main surface of a wafer 10, a contact region 7 with which ohmic contact will be obtained is formed. An anode electrode 8 is formed on the whole main surface of the wafer 10, and a cathode electrode 9 is formed on the lower surface of the wafer 10. After a cleavage has been formed on the wafer 10 along the plane of cleavage orthogonally intersecting with the channel 2 by applying external force, an element is obtained by cutting the wafer at the intermediate part of a channel 2 and another channel 2.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS59218725A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS59218725A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS59218725A3</originalsourceid><addsrcrecordid>eNrjZFD2dfQLdXN0DgkNclXwd1MIdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAcGmlkaGFuZGpo7GxKgBAG5_Iy8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MANUFACTURE OF SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>SHIGE NORIYUKI</creator><creatorcontrib>SHIGE NORIYUKI</creatorcontrib><description>PURPOSE:To contrive prevention of lateral spike diffusion, stabilization of element characteristics and to achieve a long lifetime of an element by a method wherein, after an epitaxial layer has been selectively removed, and a mask layer has been formed by performing a lithographic method, impurities are selectively diffused using said mask layer. CONSTITUTION:An n type clad layer 3 consisting of n type GaAlAs, an active layer 4 consisting of GaAs, a p type clad layer 5 consisting of p type GaAlAs, a cap layer 6 consisting of n type GaAs, and a screen layer 11 consisting of Ga1-xAlxAs (x&gt;=0.4) are formed successively. The screen layer 11 is partially removed, and a mask layer 12 with which the cap layer part opposing to the channel 2 will be exposed is formed. When Zn is diffused on the whole main surface of a wafer 10, a contact region 7 with which ohmic contact will be obtained is formed. An anode electrode 8 is formed on the whole main surface of the wafer 10, and a cathode electrode 9 is formed on the lower surface of the wafer 10. After a cleavage has been formed on the wafer 10 along the plane of cleavage orthogonally intersecting with the channel 2 by applying external force, an element is obtained by cutting the wafer at the intermediate part of a channel 2 and another channel 2.</description><edition>3</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; DEVICES USING STIMULATED EMISSION ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1984</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19841210&amp;DB=EPODOC&amp;CC=JP&amp;NR=S59218725A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19841210&amp;DB=EPODOC&amp;CC=JP&amp;NR=S59218725A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SHIGE NORIYUKI</creatorcontrib><title>MANUFACTURE OF SEMICONDUCTOR DEVICE</title><description>PURPOSE:To contrive prevention of lateral spike diffusion, stabilization of element characteristics and to achieve a long lifetime of an element by a method wherein, after an epitaxial layer has been selectively removed, and a mask layer has been formed by performing a lithographic method, impurities are selectively diffused using said mask layer. CONSTITUTION:An n type clad layer 3 consisting of n type GaAlAs, an active layer 4 consisting of GaAs, a p type clad layer 5 consisting of p type GaAlAs, a cap layer 6 consisting of n type GaAs, and a screen layer 11 consisting of Ga1-xAlxAs (x&gt;=0.4) are formed successively. The screen layer 11 is partially removed, and a mask layer 12 with which the cap layer part opposing to the channel 2 will be exposed is formed. When Zn is diffused on the whole main surface of a wafer 10, a contact region 7 with which ohmic contact will be obtained is formed. An anode electrode 8 is formed on the whole main surface of the wafer 10, and a cathode electrode 9 is formed on the lower surface of the wafer 10. After a cleavage has been formed on the wafer 10 along the plane of cleavage orthogonally intersecting with the channel 2 by applying external force, an element is obtained by cutting the wafer at the intermediate part of a channel 2 and another channel 2.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>DEVICES USING STIMULATED EMISSION</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1984</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFD2dfQLdXN0DgkNclXwd1MIdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAcGmlkaGFuZGpo7GxKgBAG5_Iy8</recordid><startdate>19841210</startdate><enddate>19841210</enddate><creator>SHIGE NORIYUKI</creator><scope>EVB</scope></search><sort><creationdate>19841210</creationdate><title>MANUFACTURE OF SEMICONDUCTOR DEVICE</title><author>SHIGE NORIYUKI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS59218725A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1984</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>DEVICES USING STIMULATED EMISSION</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>SHIGE NORIYUKI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SHIGE NORIYUKI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MANUFACTURE OF SEMICONDUCTOR DEVICE</title><date>1984-12-10</date><risdate>1984</risdate><abstract>PURPOSE:To contrive prevention of lateral spike diffusion, stabilization of element characteristics and to achieve a long lifetime of an element by a method wherein, after an epitaxial layer has been selectively removed, and a mask layer has been formed by performing a lithographic method, impurities are selectively diffused using said mask layer. CONSTITUTION:An n type clad layer 3 consisting of n type GaAlAs, an active layer 4 consisting of GaAs, a p type clad layer 5 consisting of p type GaAlAs, a cap layer 6 consisting of n type GaAs, and a screen layer 11 consisting of Ga1-xAlxAs (x&gt;=0.4) are formed successively. The screen layer 11 is partially removed, and a mask layer 12 with which the cap layer part opposing to the channel 2 will be exposed is formed. When Zn is diffused on the whole main surface of a wafer 10, a contact region 7 with which ohmic contact will be obtained is formed. An anode electrode 8 is formed on the whole main surface of the wafer 10, and a cathode electrode 9 is formed on the lower surface of the wafer 10. After a cleavage has been formed on the wafer 10 along the plane of cleavage orthogonally intersecting with the channel 2 by applying external force, an element is obtained by cutting the wafer at the intermediate part of a channel 2 and another channel 2.</abstract><edition>3</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS59218725A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
DEVICES USING STIMULATED EMISSION
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title MANUFACTURE OF SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T02%3A15%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SHIGE%20NORIYUKI&rft.date=1984-12-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS59218725A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true