INPUT/OUTPUT UNIT FOR PROGRAMMABLE CONTROLLER

INPUT/OUTPUT UNIT FOR PROGRAMMABLE CONTROLLER

PURPOSE:To improve the reliability of control by connecting a gate outputting a specific logical signal to a data bus and making a CPU unit read a specific logical status of an unused address. CONSTITUTION:The CPU unit 12 incorporating a CPU10 executing and operating a user program is provided with...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: AMAZAKI SHINICHI
Format: Patent
Sprache:eng
Schlagworte:
CONTROL OR REGULATING SYSTEMS IN GENERAL
CONTROLLING
FUNCTIONAL ELEMENTS OF SUCH SYSTEMS
MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS ORELEMENTS
PHYSICS
REGULATING
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator AMAZAKI SHINICHI
description PURPOSE:To improve the reliability of control by connecting a gate outputting a specific logical signal to a data bus and making a CPU unit read a specific logical status of an unused address. CONSTITUTION:The CPU unit 12 incorporating a CPU10 executing and operating a user program is provided with an I/O unit 18 through a data bus 14 and an address bus 16. An address signal from the CPU unit 12 specifies and activates an I/O device 22 selectively through a decoder 20 in the I/O unit 18 and the logical status (ON or OFF) of the I/O device 22 makes the CPU unit 12 execute operate and monitor a user's program. In this case, one Tn of output terminals of the decoder 20 is coupled with the data bus 14 through a gate 24 without being connected to the I/O device 22, and when an unused address is specified from the CPU unit 12, the terminal Tn outputs a specific (OFF) logical signal to the data bus 14 through the gate 24.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS59105109A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS59105109A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS59105109A3</originalsourceid><addsrcrecordid>eNrjZND19AsIDdH3Dw0BUgqhfp4hCm7-QQoBQf7uQY6-vo5OPq4Kzv5-IUH-Pj6uQTwMrGmJOcWpvFCam0HRzTXE2UM3tSA_PrW4IDE5NS-1JN4rINjU0tDA1NDA0tGYGDUA-4smPA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INPUT/OUTPUT UNIT FOR PROGRAMMABLE CONTROLLER</title><source>esp@cenet</source><creator>AMAZAKI SHINICHI</creator><creatorcontrib>AMAZAKI SHINICHI</creatorcontrib><description>PURPOSE:To improve the reliability of control by connecting a gate outputting a specific logical signal to a data bus and making a CPU unit read a specific logical status of an unused address. CONSTITUTION:The CPU unit 12 incorporating a CPU10 executing and operating a user program is provided with an I/O unit 18 through a data bus 14 and an address bus 16. An address signal from the CPU unit 12 specifies and activates an I/O device 22 selectively through a decoder 20 in the I/O unit 18 and the logical status (ON or OFF) of the I/O device 22 makes the CPU unit 12 execute operate and monitor a user's program. In this case, one Tn of output terminals of the decoder 20 is coupled with the data bus 14 through a gate 24 without being connected to the I/O device 22, and when an unused address is specified from the CPU unit 12, the terminal Tn outputs a specific (OFF) logical signal to the data bus 14 through the gate 24.</description><language>eng</language><subject>CONTROL OR REGULATING SYSTEMS IN GENERAL ; CONTROLLING ; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS ; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS ORELEMENTS ; PHYSICS ; REGULATING</subject><creationdate>1984</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19840618&amp;DB=EPODOC&amp;CC=JP&amp;NR=S59105109A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19840618&amp;DB=EPODOC&amp;CC=JP&amp;NR=S59105109A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>AMAZAKI SHINICHI</creatorcontrib><title>INPUT/OUTPUT UNIT FOR PROGRAMMABLE CONTROLLER</title><description>PURPOSE:To improve the reliability of control by connecting a gate outputting a specific logical signal to a data bus and making a CPU unit read a specific logical status of an unused address. CONSTITUTION:The CPU unit 12 incorporating a CPU10 executing and operating a user program is provided with an I/O unit 18 through a data bus 14 and an address bus 16. An address signal from the CPU unit 12 specifies and activates an I/O device 22 selectively through a decoder 20 in the I/O unit 18 and the logical status (ON or OFF) of the I/O device 22 makes the CPU unit 12 execute operate and monitor a user's program. In this case, one Tn of output terminals of the decoder 20 is coupled with the data bus 14 through a gate 24 without being connected to the I/O device 22, and when an unused address is specified from the CPU unit 12, the terminal Tn outputs a specific (OFF) logical signal to the data bus 14 through the gate 24.</description><subject>CONTROL OR REGULATING SYSTEMS IN GENERAL</subject><subject>CONTROLLING</subject><subject>FUNCTIONAL ELEMENTS OF SUCH SYSTEMS</subject><subject>MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS ORELEMENTS</subject><subject>PHYSICS</subject><subject>REGULATING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1984</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZND19AsIDdH3Dw0BUgqhfp4hCm7-QQoBQf7uQY6-vo5OPq4Kzv5-IUH-Pj6uQTwMrGmJOcWpvFCam0HRzTXE2UM3tSA_PrW4IDE5NS-1JN4rINjU0tDA1NDA0tGYGDUA-4smPA</recordid><startdate>19840618</startdate><enddate>19840618</enddate><creator>AMAZAKI SHINICHI</creator><scope>EVB</scope></search><sort><creationdate>19840618</creationdate><title>INPUT/OUTPUT UNIT FOR PROGRAMMABLE CONTROLLER</title><author>AMAZAKI SHINICHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS59105109A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1984</creationdate><topic>CONTROL OR REGULATING SYSTEMS IN GENERAL</topic><topic>CONTROLLING</topic><topic>FUNCTIONAL ELEMENTS OF SUCH SYSTEMS</topic><topic>MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS ORELEMENTS</topic><topic>PHYSICS</topic><topic>REGULATING</topic><toplevel>online_resources</toplevel><creatorcontrib>AMAZAKI SHINICHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>AMAZAKI SHINICHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INPUT/OUTPUT UNIT FOR PROGRAMMABLE CONTROLLER</title><date>1984-06-18</date><risdate>1984</risdate><abstract>PURPOSE:To improve the reliability of control by connecting a gate outputting a specific logical signal to a data bus and making a CPU unit read a specific logical status of an unused address. CONSTITUTION:The CPU unit 12 incorporating a CPU10 executing and operating a user program is provided with an I/O unit 18 through a data bus 14 and an address bus 16. An address signal from the CPU unit 12 specifies and activates an I/O device 22 selectively through a decoder 20 in the I/O unit 18 and the logical status (ON or OFF) of the I/O device 22 makes the CPU unit 12 execute operate and monitor a user's program. In this case, one Tn of output terminals of the decoder 20 is coupled with the data bus 14 through a gate 24 without being connected to the I/O device 22, and when an unused address is specified from the CPU unit 12, the terminal Tn outputs a specific (OFF) logical signal to the data bus 14 through the gate 24.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS59105109A
source esp@cenet
subjects CONTROL OR REGULATING SYSTEMS IN GENERAL
CONTROLLING
FUNCTIONAL ELEMENTS OF SUCH SYSTEMS
MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS ORELEMENTS
PHYSICS
REGULATING
title INPUT/OUTPUT UNIT FOR PROGRAMMABLE CONTROLLER
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T20%3A09%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=AMAZAKI%20SHINICHI&rft.date=1984-06-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS59105109A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true