SUPERCONDUCTIVE LOGICAL CIRCUIT

PURPOSE:To obtain the inverted output of the 1st logic output and the AND output of the 2nd logic output with simple constitution, by providing resistances in parallel to two Josephson logic elements having control lines and then connecting a resistance between the middle point of connection of the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ISHIDA AKIRA, ICHINOMIYA YOSHICHIKA, AKAHORI YUUJI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ISHIDA AKIRA
ICHINOMIYA YOSHICHIKA
AKAHORI YUUJI
description PURPOSE:To obtain the inverted output of the 1st logic output and the AND output of the 2nd logic output with simple constitution, by providing resistances in parallel to two Josephson logic elements having control lines and then connecting a resistance between the middle point of connection of the logic elements and an earth. CONSTITUTION:A series circuit of the 1st Josephson logic element 13 having two control lines 12a and 12b and the 2nd Josephson logic element 15 having two control lines 14a and 14b is connected between the 1st power supply terminal 11 and an earth. At the same time, the 1st resistance 16 is connected between the terminal 11 and the earth, and furthermore the 2nd resistance 17 is connected between the middle point of connection between the logic elements 13 and 15. The logic inputs A and B are supplied to the control lines 12a and 12b of the element 13 through input terminals 18 and 19. While the logic inputs C and D are supplied to the control lines 14a and 14b of the element 15 through input terminals 20 and 21. An inverted logic output H which is expressed by (A'.B'). (C.D) is obtained with a current flowing to the resistance 17.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS5846725A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS5846725A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS5846725A3</originalsourceid><addsrcrecordid>eNrjZJAPDg1wDXL293MJdQ7xDHNV8PF393R29FFw9gxyDvUM4WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8V4BwaYWJmbmRqaOxkQoAQC4hCHX</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SUPERCONDUCTIVE LOGICAL CIRCUIT</title><source>esp@cenet</source><creator>ISHIDA AKIRA ; ICHINOMIYA YOSHICHIKA ; AKAHORI YUUJI</creator><creatorcontrib>ISHIDA AKIRA ; ICHINOMIYA YOSHICHIKA ; AKAHORI YUUJI</creatorcontrib><description>PURPOSE:To obtain the inverted output of the 1st logic output and the AND output of the 2nd logic output with simple constitution, by providing resistances in parallel to two Josephson logic elements having control lines and then connecting a resistance between the middle point of connection of the logic elements and an earth. CONSTITUTION:A series circuit of the 1st Josephson logic element 13 having two control lines 12a and 12b and the 2nd Josephson logic element 15 having two control lines 14a and 14b is connected between the 1st power supply terminal 11 and an earth. At the same time, the 1st resistance 16 is connected between the terminal 11 and the earth, and furthermore the 2nd resistance 17 is connected between the middle point of connection between the logic elements 13 and 15. The logic inputs A and B are supplied to the control lines 12a and 12b of the element 13 through input terminals 18 and 19. While the logic inputs C and D are supplied to the control lines 14a and 14b of the element 15 through input terminals 20 and 21. An inverted logic output H which is expressed by (A'.B'). (C.D) is obtained with a current flowing to the resistance 17.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; BASIC ELECTRONIC CIRCUITRY ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; PULSE TECHNIQUE ; SEMICONDUCTOR DEVICES</subject><creationdate>1983</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19830318&amp;DB=EPODOC&amp;CC=JP&amp;NR=S5846725A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19830318&amp;DB=EPODOC&amp;CC=JP&amp;NR=S5846725A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ISHIDA AKIRA</creatorcontrib><creatorcontrib>ICHINOMIYA YOSHICHIKA</creatorcontrib><creatorcontrib>AKAHORI YUUJI</creatorcontrib><title>SUPERCONDUCTIVE LOGICAL CIRCUIT</title><description>PURPOSE:To obtain the inverted output of the 1st logic output and the AND output of the 2nd logic output with simple constitution, by providing resistances in parallel to two Josephson logic elements having control lines and then connecting a resistance between the middle point of connection of the logic elements and an earth. CONSTITUTION:A series circuit of the 1st Josephson logic element 13 having two control lines 12a and 12b and the 2nd Josephson logic element 15 having two control lines 14a and 14b is connected between the 1st power supply terminal 11 and an earth. At the same time, the 1st resistance 16 is connected between the terminal 11 and the earth, and furthermore the 2nd resistance 17 is connected between the middle point of connection between the logic elements 13 and 15. The logic inputs A and B are supplied to the control lines 12a and 12b of the element 13 through input terminals 18 and 19. While the logic inputs C and D are supplied to the control lines 14a and 14b of the element 15 through input terminals 20 and 21. An inverted logic output H which is expressed by (A'.B'). (C.D) is obtained with a current flowing to the resistance 17.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1983</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJAPDg1wDXL293MJdQ7xDHNV8PF393R29FFw9gxyDvUM4WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8V4BwaYWJmbmRqaOxkQoAQC4hCHX</recordid><startdate>19830318</startdate><enddate>19830318</enddate><creator>ISHIDA AKIRA</creator><creator>ICHINOMIYA YOSHICHIKA</creator><creator>AKAHORI YUUJI</creator><scope>EVB</scope></search><sort><creationdate>19830318</creationdate><title>SUPERCONDUCTIVE LOGICAL CIRCUIT</title><author>ISHIDA AKIRA ; ICHINOMIYA YOSHICHIKA ; AKAHORI YUUJI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS5846725A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1983</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>ISHIDA AKIRA</creatorcontrib><creatorcontrib>ICHINOMIYA YOSHICHIKA</creatorcontrib><creatorcontrib>AKAHORI YUUJI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ISHIDA AKIRA</au><au>ICHINOMIYA YOSHICHIKA</au><au>AKAHORI YUUJI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SUPERCONDUCTIVE LOGICAL CIRCUIT</title><date>1983-03-18</date><risdate>1983</risdate><abstract>PURPOSE:To obtain the inverted output of the 1st logic output and the AND output of the 2nd logic output with simple constitution, by providing resistances in parallel to two Josephson logic elements having control lines and then connecting a resistance between the middle point of connection of the logic elements and an earth. CONSTITUTION:A series circuit of the 1st Josephson logic element 13 having two control lines 12a and 12b and the 2nd Josephson logic element 15 having two control lines 14a and 14b is connected between the 1st power supply terminal 11 and an earth. At the same time, the 1st resistance 16 is connected between the terminal 11 and the earth, and furthermore the 2nd resistance 17 is connected between the middle point of connection between the logic elements 13 and 15. The logic inputs A and B are supplied to the control lines 12a and 12b of the element 13 through input terminals 18 and 19. While the logic inputs C and D are supplied to the control lines 14a and 14b of the element 15 through input terminals 20 and 21. An inverted logic output H which is expressed by (A'.B'). (C.D) is obtained with a current flowing to the resistance 17.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS5846725A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
BASIC ELECTRONIC CIRCUITRY
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
PULSE TECHNIQUE
SEMICONDUCTOR DEVICES
title SUPERCONDUCTIVE LOGICAL CIRCUIT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T19%3A32%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ISHIDA%20AKIRA&rft.date=1983-03-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS5846725A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true