SIGNAL DETECTION CIRCUIT

SIGNAL DETECTION CIRCUIT

PURPOSE:To obtain a signal detection circuit which can detect address signals in arbitrary number, by changing the number of stages of shift registers and feedback circuits according to a control signal. CONSTITUTION:When control signals 10m-1-102 are all ''0'', the generating po...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: OKANO YOSHIMITSU
Format: Patent
Sprache:eng
Schlagworte:
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator OKANO YOSHIMITSU
description PURPOSE:To obtain a signal detection circuit which can detect address signals in arbitrary number, by changing the number of stages of shift registers and feedback circuits according to a control signal. CONSTITUTION:When control signals 10m-1-102 are all ''0'', the generating polynomial is 1+X+X and when ''1'', the polynomial is 1+X+X, where m is the number of stages of shift register and (i) is the number of stages of feedback circuits. Further, when the control signals 10m-1-10m+j are ''1'', control signals 10m+j+1-102 are ''0'' and 13m-3-13m+j are ''1'', then the polynomial is 1+X+X (where; i
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS5842341A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS5842341A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS5842341A3</originalsourceid><addsrcrecordid>eNrjZJAI9nT3c_RRcHENcXUO8fT3U3D2DHIO9QzhYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxXgHBphYmRsYmho7GRCgBAL6ZH5s</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SIGNAL DETECTION CIRCUIT</title><source>esp@cenet</source><creator>OKANO YOSHIMITSU</creator><creatorcontrib>OKANO YOSHIMITSU</creatorcontrib><description>PURPOSE:To obtain a signal detection circuit which can detect address signals in arbitrary number, by changing the number of stages of shift registers and feedback circuits according to a control signal. CONSTITUTION:When control signals 10m-1-102 are all ''0'', the generating polynomial is 1+X+X and when ''1'', the polynomial is 1+X+X, where m is the number of stages of shift register and (i) is the number of stages of feedback circuits. Further, when the control signals 10m-1-10m+j are ''1'', control signals 10m+j+1-102 are ''0'' and 13m-3-13m+j are ''1'', then the polynomial is 1+X+X (where; i&lt;j&lt;m). Since the output of a descrambler is ''1'' or ''0'', the types of signals to be detected are m(m-1) and the signals excluding the number of mode codes and loop constituting codes are used as address signals.</description><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>1983</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19830311&amp;DB=EPODOC&amp;CC=JP&amp;NR=S5842341A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19830311&amp;DB=EPODOC&amp;CC=JP&amp;NR=S5842341A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>OKANO YOSHIMITSU</creatorcontrib><title>SIGNAL DETECTION CIRCUIT</title><description>PURPOSE:To obtain a signal detection circuit which can detect address signals in arbitrary number, by changing the number of stages of shift registers and feedback circuits according to a control signal. CONSTITUTION:When control signals 10m-1-102 are all ''0'', the generating polynomial is 1+X+X and when ''1'', the polynomial is 1+X+X, where m is the number of stages of shift register and (i) is the number of stages of feedback circuits. Further, when the control signals 10m-1-10m+j are ''1'', control signals 10m+j+1-102 are ''0'' and 13m-3-13m+j are ''1'', then the polynomial is 1+X+X (where; i&lt;j&lt;m). Since the output of a descrambler is ''1'' or ''0'', the types of signals to be detected are m(m-1) and the signals excluding the number of mode codes and loop constituting codes are used as address signals.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1983</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJAI9nT3c_RRcHENcXUO8fT3U3D2DHIO9QzhYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxXgHBphYmRsYmho7GRCgBAL6ZH5s</recordid><startdate>19830311</startdate><enddate>19830311</enddate><creator>OKANO YOSHIMITSU</creator><scope>EVB</scope></search><sort><creationdate>19830311</creationdate><title>SIGNAL DETECTION CIRCUIT</title><author>OKANO YOSHIMITSU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS5842341A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1983</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>OKANO YOSHIMITSU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>OKANO YOSHIMITSU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SIGNAL DETECTION CIRCUIT</title><date>1983-03-11</date><risdate>1983</risdate><abstract>PURPOSE:To obtain a signal detection circuit which can detect address signals in arbitrary number, by changing the number of stages of shift registers and feedback circuits according to a control signal. CONSTITUTION:When control signals 10m-1-102 are all ''0'', the generating polynomial is 1+X+X and when ''1'', the polynomial is 1+X+X, where m is the number of stages of shift register and (i) is the number of stages of feedback circuits. Further, when the control signals 10m-1-10m+j are ''1'', control signals 10m+j+1-102 are ''0'' and 13m-3-13m+j are ''1'', then the polynomial is 1+X+X (where; i&lt;j&lt;m). Since the output of a descrambler is ''1'' or ''0'', the types of signals to be detected are m(m-1) and the signals excluding the number of mode codes and loop constituting codes are used as address signals.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS5842341A
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title SIGNAL DETECTION CIRCUIT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T22%3A14%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=OKANO%20YOSHIMITSU&rft.date=1983-03-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS5842341A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true