PULSE GENERATING DEVICE

PURPOSE:To obtain a multiplying circuit where the response is improved throughout a wide band, by presetting a counter with the measured value of the period of a fluctuated input signal to obtain a desired multiplication output. CONSTITUTION:The period of an input signal is measured and is stored in...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: TATEBAYASHI KIYOHIKO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TATEBAYASHI KIYOHIKO
description PURPOSE:To obtain a multiplying circuit where the response is improved throughout a wide band, by presetting a counter with the measured value of the period of a fluctuated input signal to obtain a desired multiplication output. CONSTITUTION:The period of an input signal is measured and is stored in a period data register 13, and its fraction is stored in a period fraction data register 14. Contents of the register 13 are inputted to the first register 17 through the first adding circuit 15, and a period counter 19 is preset with the output of the register 17. The counter 19 counts clocks from a master clock oscillator 20 to output a desired multiplied output. Contents of the register 14 are added to preceding data in the second adding circuit 16, and the carry output is added to the adding circuit 15. The ouput of the adding circuit 16 is applied to the second register 18, and a delay circuit 21 is controlled by contents of the register 18 to restrict the phase. Input pulses from a terminal 8 are outputted in accordance with multiplication ratios by the output of an input pulse controlling circuit 23 to prevent the phase shift between the input and the output.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS5839116A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS5839116A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS5839116A3</originalsourceid><addsrcrecordid>eNrjZBAPCPUJdlVwd_VzDXIM8fRzV3BxDfN0duVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFeAcGmFsaWhoZmjsZEKAEAnd0fUw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PULSE GENERATING DEVICE</title><source>esp@cenet</source><creator>TATEBAYASHI KIYOHIKO</creator><creatorcontrib>TATEBAYASHI KIYOHIKO</creatorcontrib><description>PURPOSE:To obtain a multiplying circuit where the response is improved throughout a wide band, by presetting a counter with the measured value of the period of a fluctuated input signal to obtain a desired multiplication output. CONSTITUTION:The period of an input signal is measured and is stored in a period data register 13, and its fraction is stored in a period fraction data register 14. Contents of the register 13 are inputted to the first register 17 through the first adding circuit 15, and a period counter 19 is preset with the output of the register 17. The counter 19 counts clocks from a master clock oscillator 20 to output a desired multiplied output. Contents of the register 14 are added to preceding data in the second adding circuit 16, and the carry output is added to the adding circuit 15. The ouput of the adding circuit 16 is applied to the second register 18, and a delay circuit 21 is controlled by contents of the register 18 to restrict the phase. Input pulses from a terminal 8 are outputted in accordance with multiplication ratios by the output of an input pulse controlling circuit 23 to prevent the phase shift between the input and the output.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>1983</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19830307&amp;DB=EPODOC&amp;CC=JP&amp;NR=S5839116A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19830307&amp;DB=EPODOC&amp;CC=JP&amp;NR=S5839116A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TATEBAYASHI KIYOHIKO</creatorcontrib><title>PULSE GENERATING DEVICE</title><description>PURPOSE:To obtain a multiplying circuit where the response is improved throughout a wide band, by presetting a counter with the measured value of the period of a fluctuated input signal to obtain a desired multiplication output. CONSTITUTION:The period of an input signal is measured and is stored in a period data register 13, and its fraction is stored in a period fraction data register 14. Contents of the register 13 are inputted to the first register 17 through the first adding circuit 15, and a period counter 19 is preset with the output of the register 17. The counter 19 counts clocks from a master clock oscillator 20 to output a desired multiplied output. Contents of the register 14 are added to preceding data in the second adding circuit 16, and the carry output is added to the adding circuit 15. The ouput of the adding circuit 16 is applied to the second register 18, and a delay circuit 21 is controlled by contents of the register 18 to restrict the phase. Input pulses from a terminal 8 are outputted in accordance with multiplication ratios by the output of an input pulse controlling circuit 23 to prevent the phase shift between the input and the output.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1983</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBAPCPUJdlVwd_VzDXIM8fRzV3BxDfN0duVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFeAcGmFsaWhoZmjsZEKAEAnd0fUw</recordid><startdate>19830307</startdate><enddate>19830307</enddate><creator>TATEBAYASHI KIYOHIKO</creator><scope>EVB</scope></search><sort><creationdate>19830307</creationdate><title>PULSE GENERATING DEVICE</title><author>TATEBAYASHI KIYOHIKO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS5839116A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1983</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>TATEBAYASHI KIYOHIKO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TATEBAYASHI KIYOHIKO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PULSE GENERATING DEVICE</title><date>1983-03-07</date><risdate>1983</risdate><abstract>PURPOSE:To obtain a multiplying circuit where the response is improved throughout a wide band, by presetting a counter with the measured value of the period of a fluctuated input signal to obtain a desired multiplication output. CONSTITUTION:The period of an input signal is measured and is stored in a period data register 13, and its fraction is stored in a period fraction data register 14. Contents of the register 13 are inputted to the first register 17 through the first adding circuit 15, and a period counter 19 is preset with the output of the register 17. The counter 19 counts clocks from a master clock oscillator 20 to output a desired multiplied output. Contents of the register 14 are added to preceding data in the second adding circuit 16, and the carry output is added to the adding circuit 15. The ouput of the adding circuit 16 is applied to the second register 18, and a delay circuit 21 is controlled by contents of the register 18 to restrict the phase. Input pulses from a terminal 8 are outputted in accordance with multiplication ratios by the output of an input pulse controlling circuit 23 to prevent the phase shift between the input and the output.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS5839116A
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
title PULSE GENERATING DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T03%3A41%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TATEBAYASHI%20KIYOHIKO&rft.date=1983-03-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS5839116A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true