SCHMITT TRIGGER CIRCUIT

PURPOSE:To eliminate back gate effect and to improve precision by using mutually independent inverters which are free of the back gate effect and have a low and a high transition voltage respectively. CONSTITUTION:The sources of the inverter I having the high transition level and the inverter II hav...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: KUWABARA TOORU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KUWABARA TOORU
description PURPOSE:To eliminate back gate effect and to improve precision by using mutually independent inverters which are free of the back gate effect and have a low and a high transition voltage respectively. CONSTITUTION:The sources of the inverter I having the high transition level and the inverter II having the low transition level are held at the same potential with a substrate. Then, when an input 100 falls from H to L, N channel transistors (TR) 6 and 8 are on and the outputs 200 and 300 of the inverters I and IIare both at L. The output 400 of an inverter 12 is at H. When the input 100 approximates to L from H, the output 200 of the inverter 200 falls to L earlier, but the output 400 is at H, so a P channel TR9 is still off, so that the output L is not transmitted to an input 11. When the input 100 further approximates to L, the output 300 of the inverter II goes up to H and the source of an N channel TR10 and the substrate are short-circuited, so the substrate side is at H and the drain side is at L; and PN junction is biased forward, so that the input 11 is apt to rise to a potential VDD-VBE. The output of the inverter 12, however, falls to L earlier than that and the P channel TR9 turns on, holding the input 11 completely at H.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS58210716A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS58210716A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS58210716A3</originalsourceid><addsrcrecordid>eNrjZBAPdvbw9QwJUQgJ8nR3dw1ScPYMcg71DOFhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAcGmFkaGBuaGZo7GxKgBAOayH9U</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SCHMITT TRIGGER CIRCUIT</title><source>esp@cenet</source><creator>KUWABARA TOORU</creator><creatorcontrib>KUWABARA TOORU</creatorcontrib><description>PURPOSE:To eliminate back gate effect and to improve precision by using mutually independent inverters which are free of the back gate effect and have a low and a high transition voltage respectively. CONSTITUTION:The sources of the inverter I having the high transition level and the inverter II having the low transition level are held at the same potential with a substrate. Then, when an input 100 falls from H to L, N channel transistors (TR) 6 and 8 are on and the outputs 200 and 300 of the inverters I and IIare both at L. The output 400 of an inverter 12 is at H. When the input 100 approximates to L from H, the output 200 of the inverter 200 falls to L earlier, but the output 400 is at H, so a P channel TR9 is still off, so that the output L is not transmitted to an input 11. When the input 100 further approximates to L, the output 300 of the inverter II goes up to H and the source of an N channel TR10 and the substrate are short-circuited, so the substrate side is at H and the drain side is at L; and PN junction is biased forward, so that the input 11 is apt to rise to a potential VDD-VBE. The output of the inverter 12, however, falls to L earlier than that and the P channel TR9 turns on, holding the input 11 completely at H.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>1983</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19831208&amp;DB=EPODOC&amp;CC=JP&amp;NR=S58210716A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19831208&amp;DB=EPODOC&amp;CC=JP&amp;NR=S58210716A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KUWABARA TOORU</creatorcontrib><title>SCHMITT TRIGGER CIRCUIT</title><description>PURPOSE:To eliminate back gate effect and to improve precision by using mutually independent inverters which are free of the back gate effect and have a low and a high transition voltage respectively. CONSTITUTION:The sources of the inverter I having the high transition level and the inverter II having the low transition level are held at the same potential with a substrate. Then, when an input 100 falls from H to L, N channel transistors (TR) 6 and 8 are on and the outputs 200 and 300 of the inverters I and IIare both at L. The output 400 of an inverter 12 is at H. When the input 100 approximates to L from H, the output 200 of the inverter 200 falls to L earlier, but the output 400 is at H, so a P channel TR9 is still off, so that the output L is not transmitted to an input 11. When the input 100 further approximates to L, the output 300 of the inverter II goes up to H and the source of an N channel TR10 and the substrate are short-circuited, so the substrate side is at H and the drain side is at L; and PN junction is biased forward, so that the input 11 is apt to rise to a potential VDD-VBE. The output of the inverter 12, however, falls to L earlier than that and the P channel TR9 turns on, holding the input 11 completely at H.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1983</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBAPdvbw9QwJUQgJ8nR3dw1ScPYMcg71DOFhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAcGmFkaGBuaGZo7GxKgBAOayH9U</recordid><startdate>19831208</startdate><enddate>19831208</enddate><creator>KUWABARA TOORU</creator><scope>EVB</scope></search><sort><creationdate>19831208</creationdate><title>SCHMITT TRIGGER CIRCUIT</title><author>KUWABARA TOORU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS58210716A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1983</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>KUWABARA TOORU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KUWABARA TOORU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SCHMITT TRIGGER CIRCUIT</title><date>1983-12-08</date><risdate>1983</risdate><abstract>PURPOSE:To eliminate back gate effect and to improve precision by using mutually independent inverters which are free of the back gate effect and have a low and a high transition voltage respectively. CONSTITUTION:The sources of the inverter I having the high transition level and the inverter II having the low transition level are held at the same potential with a substrate. Then, when an input 100 falls from H to L, N channel transistors (TR) 6 and 8 are on and the outputs 200 and 300 of the inverters I and IIare both at L. The output 400 of an inverter 12 is at H. When the input 100 approximates to L from H, the output 200 of the inverter 200 falls to L earlier, but the output 400 is at H, so a P channel TR9 is still off, so that the output L is not transmitted to an input 11. When the input 100 further approximates to L, the output 300 of the inverter II goes up to H and the source of an N channel TR10 and the substrate are short-circuited, so the substrate side is at H and the drain side is at L; and PN junction is biased forward, so that the input 11 is apt to rise to a potential VDD-VBE. The output of the inverter 12, however, falls to L earlier than that and the P channel TR9 turns on, holding the input 11 completely at H.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS58210716A
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
title SCHMITT TRIGGER CIRCUIT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-16T06%3A26%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KUWABARA%20TOORU&rft.date=1983-12-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS58210716A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true