LEVEL CHANGE DETECTOR OF ANALOG SIGNAL

PURPOSE:To detect a minute decrease in a high part of a signal and a minute increase in a low part of the signal, by providing a high and a low threshold value, discriminating analog signals respectively and synthesizing both discriminating signals so as to include all required information. CONSTITU...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: INOUE TAKESHI, TOBUSE HIROAKI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator INOUE TAKESHI
TOBUSE HIROAKI
description PURPOSE:To detect a minute decrease in a high part of a signal and a minute increase in a low part of the signal, by providing a high and a low threshold value, discriminating analog signals respectively and synthesizing both discriminating signals so as to include all required information. CONSTITUTION:A signal (a) is discriminated at a comparator 6 by taking a high reference voltage b1 as a threshold value and becomes a signal c1, and at a comparator 7 by taking a comparatively lower reference voltage b2 as a threshold value and becomes a signal c2. A front edge detection circuit 8 detects the front edge of the signal c1 and outputs a pulse signal (f), and a tail edge detection circuit 9 detects the rear edge of the signal c2 and outputs a pulse signal (g). A flip-flop circuit 10 receives the pulse signal (f) at the set input and the pulse signal (g) at the reset input side, and outputs pulse signals (h), (i). Logical product and sum outputs are obtained with AND circuits 11, 12 and an OR circuit 13 and a pulse signal (l) is outputted.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS58181317A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS58181317A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS58181317A3</originalsourceid><addsrcrecordid>eNrjZFDzcQ1z9VFw9nD0c3dVcHENcXUO8Q9S8HdTcPRz9PF3Vwj2dAcyeBhY0xJzilN5oTQ3g6Kba4izh25qQX58anFBYnJqXmpJvFdAsKmFoYWhsaG5ozExagCkiyOG</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>LEVEL CHANGE DETECTOR OF ANALOG SIGNAL</title><source>esp@cenet</source><creator>INOUE TAKESHI ; TOBUSE HIROAKI</creator><creatorcontrib>INOUE TAKESHI ; TOBUSE HIROAKI</creatorcontrib><description>PURPOSE:To detect a minute decrease in a high part of a signal and a minute increase in a low part of the signal, by providing a high and a low threshold value, discriminating analog signals respectively and synthesizing both discriminating signals so as to include all required information. CONSTITUTION:A signal (a) is discriminated at a comparator 6 by taking a high reference voltage b1 as a threshold value and becomes a signal c1, and at a comparator 7 by taking a comparatively lower reference voltage b2 as a threshold value and becomes a signal c2. A front edge detection circuit 8 detects the front edge of the signal c1 and outputs a pulse signal (f), and a tail edge detection circuit 9 detects the rear edge of the signal c2 and outputs a pulse signal (g). A flip-flop circuit 10 receives the pulse signal (f) at the set input and the pulse signal (g) at the reset input side, and outputs pulse signals (h), (i). Logical product and sum outputs are obtained with AND circuits 11, 12 and an OR circuit 13 and a pulse signal (l) is outputted.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>1983</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19831024&amp;DB=EPODOC&amp;CC=JP&amp;NR=S58181317A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19831024&amp;DB=EPODOC&amp;CC=JP&amp;NR=S58181317A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>INOUE TAKESHI</creatorcontrib><creatorcontrib>TOBUSE HIROAKI</creatorcontrib><title>LEVEL CHANGE DETECTOR OF ANALOG SIGNAL</title><description>PURPOSE:To detect a minute decrease in a high part of a signal and a minute increase in a low part of the signal, by providing a high and a low threshold value, discriminating analog signals respectively and synthesizing both discriminating signals so as to include all required information. CONSTITUTION:A signal (a) is discriminated at a comparator 6 by taking a high reference voltage b1 as a threshold value and becomes a signal c1, and at a comparator 7 by taking a comparatively lower reference voltage b2 as a threshold value and becomes a signal c2. A front edge detection circuit 8 detects the front edge of the signal c1 and outputs a pulse signal (f), and a tail edge detection circuit 9 detects the rear edge of the signal c2 and outputs a pulse signal (g). A flip-flop circuit 10 receives the pulse signal (f) at the set input and the pulse signal (g) at the reset input side, and outputs pulse signals (h), (i). Logical product and sum outputs are obtained with AND circuits 11, 12 and an OR circuit 13 and a pulse signal (l) is outputted.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1983</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDzcQ1z9VFw9nD0c3dVcHENcXUO8Q9S8HdTcPRz9PF3Vwj2dAcyeBhY0xJzilN5oTQ3g6Kba4izh25qQX58anFBYnJqXmpJvFdAsKmFoYWhsaG5ozExagCkiyOG</recordid><startdate>19831024</startdate><enddate>19831024</enddate><creator>INOUE TAKESHI</creator><creator>TOBUSE HIROAKI</creator><scope>EVB</scope></search><sort><creationdate>19831024</creationdate><title>LEVEL CHANGE DETECTOR OF ANALOG SIGNAL</title><author>INOUE TAKESHI ; TOBUSE HIROAKI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS58181317A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1983</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>INOUE TAKESHI</creatorcontrib><creatorcontrib>TOBUSE HIROAKI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>INOUE TAKESHI</au><au>TOBUSE HIROAKI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>LEVEL CHANGE DETECTOR OF ANALOG SIGNAL</title><date>1983-10-24</date><risdate>1983</risdate><abstract>PURPOSE:To detect a minute decrease in a high part of a signal and a minute increase in a low part of the signal, by providing a high and a low threshold value, discriminating analog signals respectively and synthesizing both discriminating signals so as to include all required information. CONSTITUTION:A signal (a) is discriminated at a comparator 6 by taking a high reference voltage b1 as a threshold value and becomes a signal c1, and at a comparator 7 by taking a comparatively lower reference voltage b2 as a threshold value and becomes a signal c2. A front edge detection circuit 8 detects the front edge of the signal c1 and outputs a pulse signal (f), and a tail edge detection circuit 9 detects the rear edge of the signal c2 and outputs a pulse signal (g). A flip-flop circuit 10 receives the pulse signal (f) at the set input and the pulse signal (g) at the reset input side, and outputs pulse signals (h), (i). Logical product and sum outputs are obtained with AND circuits 11, 12 and an OR circuit 13 and a pulse signal (l) is outputted.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS58181317A
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
title LEVEL CHANGE DETECTOR OF ANALOG SIGNAL
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T23%3A29%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=INOUE%20TAKESHI&rft.date=1983-10-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS58181317A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true