LOW POWER TYPE SEMICONDUCTOR DEVICE

PURPOSE:To accelerate the operation of a low power type semiconductor device by forming the semiconductor device of the first transistor having a P-N junction anode terminal and triode characteristics and the second transistor having pentode characteristics, commonly using the drain region, and incr...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: OOMURA YASUHISA
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator OOMURA YASUHISA
description PURPOSE:To accelerate the operation of a low power type semiconductor device by forming the semiconductor device of the first transistor having a P-N junction anode terminal and triode characteristics and the second transistor having pentode characteristics, commonly using the drain region, and increasing the mutual conductance. CONSTITUTION:A p type anode region 17, an n type active layer 18, an n type drain region 19, an n type active layer 20 and an n type source region 21 are formed adjacently on an insulating substrate 1, and the first transistor is formed of the region 17 and the layer 18 with the region 19 as common drain region. Further, the second transistor is formed of the common region 19, the layer 20 and the region 21, and the thickness tc of the layer 18 of the first trnsistor is suppressed to less than 3 times the device length of th intrinsic semiconductor forming the layer 18. Thereafter, an anode electrode 22 and a source electrode 23 are formed on the regions 17 and 21, a gate electrode is formed through the gate insulating film 12 on the layers 18 and 20, and a drain electrode 27 is mounted on the region 19.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS5756972A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS5756972A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS5756972A3</originalsourceid><addsrcrecordid>eNrjZFD28Q9XCPAPdw1SCIkMcFUIdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFeAcGm5qZmluZGjsZEKAEAMzgi4g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>LOW POWER TYPE SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>OOMURA YASUHISA</creator><creatorcontrib>OOMURA YASUHISA</creatorcontrib><description>PURPOSE:To accelerate the operation of a low power type semiconductor device by forming the semiconductor device of the first transistor having a P-N junction anode terminal and triode characteristics and the second transistor having pentode characteristics, commonly using the drain region, and increasing the mutual conductance. CONSTITUTION:A p&lt;+&gt; type anode region 17, an n type active layer 18, an n&lt;+&gt; type drain region 19, an n type active layer 20 and an n&lt;+&gt; type source region 21 are formed adjacently on an insulating substrate 1, and the first transistor is formed of the region 17 and the layer 18 with the region 19 as common drain region. Further, the second transistor is formed of the common region 19, the layer 20 and the region 21, and the thickness tc of the layer 18 of the first trnsistor is suppressed to less than 3 times the device length of th intrinsic semiconductor forming the layer 18. Thereafter, an anode electrode 22 and a source electrode 23 are formed on the regions 17 and 21, a gate electrode is formed through the gate insulating film 12 on the layers 18 and 20, and a drain electrode 27 is mounted on the region 19.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1982</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19820405&amp;DB=EPODOC&amp;CC=JP&amp;NR=S5756972A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19820405&amp;DB=EPODOC&amp;CC=JP&amp;NR=S5756972A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>OOMURA YASUHISA</creatorcontrib><title>LOW POWER TYPE SEMICONDUCTOR DEVICE</title><description>PURPOSE:To accelerate the operation of a low power type semiconductor device by forming the semiconductor device of the first transistor having a P-N junction anode terminal and triode characteristics and the second transistor having pentode characteristics, commonly using the drain region, and increasing the mutual conductance. CONSTITUTION:A p&lt;+&gt; type anode region 17, an n type active layer 18, an n&lt;+&gt; type drain region 19, an n type active layer 20 and an n&lt;+&gt; type source region 21 are formed adjacently on an insulating substrate 1, and the first transistor is formed of the region 17 and the layer 18 with the region 19 as common drain region. Further, the second transistor is formed of the common region 19, the layer 20 and the region 21, and the thickness tc of the layer 18 of the first trnsistor is suppressed to less than 3 times the device length of th intrinsic semiconductor forming the layer 18. Thereafter, an anode electrode 22 and a source electrode 23 are formed on the regions 17 and 21, a gate electrode is formed through the gate insulating film 12 on the layers 18 and 20, and a drain electrode 27 is mounted on the region 19.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1982</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFD28Q9XCPAPdw1SCIkMcFUIdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFeAcGm5qZmluZGjsZEKAEAMzgi4g</recordid><startdate>19820405</startdate><enddate>19820405</enddate><creator>OOMURA YASUHISA</creator><scope>EVB</scope></search><sort><creationdate>19820405</creationdate><title>LOW POWER TYPE SEMICONDUCTOR DEVICE</title><author>OOMURA YASUHISA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS5756972A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1982</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>OOMURA YASUHISA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>OOMURA YASUHISA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>LOW POWER TYPE SEMICONDUCTOR DEVICE</title><date>1982-04-05</date><risdate>1982</risdate><abstract>PURPOSE:To accelerate the operation of a low power type semiconductor device by forming the semiconductor device of the first transistor having a P-N junction anode terminal and triode characteristics and the second transistor having pentode characteristics, commonly using the drain region, and increasing the mutual conductance. CONSTITUTION:A p&lt;+&gt; type anode region 17, an n type active layer 18, an n&lt;+&gt; type drain region 19, an n type active layer 20 and an n&lt;+&gt; type source region 21 are formed adjacently on an insulating substrate 1, and the first transistor is formed of the region 17 and the layer 18 with the region 19 as common drain region. Further, the second transistor is formed of the common region 19, the layer 20 and the region 21, and the thickness tc of the layer 18 of the first trnsistor is suppressed to less than 3 times the device length of th intrinsic semiconductor forming the layer 18. Thereafter, an anode electrode 22 and a source electrode 23 are formed on the regions 17 and 21, a gate electrode is formed through the gate insulating film 12 on the layers 18 and 20, and a drain electrode 27 is mounted on the region 19.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS5756972A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title LOW POWER TYPE SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T20%3A42%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=OOMURA%20YASUHISA&rft.date=1982-04-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS5756972A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true