33TRANSISTOR STATIC MEMORY ELEMENT

A three-transistor storage element is disclosed which includes a first load element, a first field effect transistor and a second load element connected in series between first and second terminal lines of a voltage supply. Node points are located at opposite ends of the first transistor in the seri...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: KURUTO HOFUMAN
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KURUTO HOFUMAN
description A three-transistor storage element is disclosed which includes a first load element, a first field effect transistor and a second load element connected in series between first and second terminal lines of a voltage supply. Node points are located at opposite ends of the first transistor in the series path between the first load element and the first transistor and between the second load element and the first transistor. A second field effect transistor is connected between the first terminal line and the second node point. The gate of said second transistor is connected to the first node point. The gate of the first transistor is connected to a reference voltage. An address field effect transistor is connected between a bit line and the second node point and the gate of said address transistor is connected to a word line. A modified form of this storage element is one in which the load elements are in the form of fourth and fifth field effect transistors. The gates of these fourth and fifth field effect transistors are connected to the source of each of the fourth and fifth transistors, respectively. A third form of the present invention has the gates of the address transistor and the gate of the first transistor connected together and to the word line. A fourth form of the invention has the gates of the first and fifth transistors and the address transistor connected together to the word line.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS51134035A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS51134035A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS51134035A3</originalsourceid><addsrcrecordid>eNrjZFAyNg4JcvQL9gwO8Q9SCA5xDPF0VvB19fUPilRw9XH1dfUL4WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8V4BwaaGhsYmBsamjsbEqAEATk0i1w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>33TRANSISTOR STATIC MEMORY ELEMENT</title><source>esp@cenet</source><creator>KURUTO HOFUMAN</creator><creatorcontrib>KURUTO HOFUMAN</creatorcontrib><description>A three-transistor storage element is disclosed which includes a first load element, a first field effect transistor and a second load element connected in series between first and second terminal lines of a voltage supply. Node points are located at opposite ends of the first transistor in the series path between the first load element and the first transistor and between the second load element and the first transistor. A second field effect transistor is connected between the first terminal line and the second node point. The gate of said second transistor is connected to the first node point. The gate of the first transistor is connected to a reference voltage. An address field effect transistor is connected between a bit line and the second node point and the gate of said address transistor is connected to a word line. A modified form of this storage element is one in which the load elements are in the form of fourth and fifth field effect transistors. The gates of these fourth and fifth field effect transistors are connected to the source of each of the fourth and fifth transistors, respectively. A third form of the present invention has the gates of the address transistor and the gate of the first transistor connected together and to the word line. A fourth form of the invention has the gates of the first and fifth transistors and the address transistor connected together to the word line.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; PULSE TECHNIQUE ; STATIC STORES</subject><creationdate>1976</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19761120&amp;DB=EPODOC&amp;CC=JP&amp;NR=S51134035A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19761120&amp;DB=EPODOC&amp;CC=JP&amp;NR=S51134035A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KURUTO HOFUMAN</creatorcontrib><title>33TRANSISTOR STATIC MEMORY ELEMENT</title><description>A three-transistor storage element is disclosed which includes a first load element, a first field effect transistor and a second load element connected in series between first and second terminal lines of a voltage supply. Node points are located at opposite ends of the first transistor in the series path between the first load element and the first transistor and between the second load element and the first transistor. A second field effect transistor is connected between the first terminal line and the second node point. The gate of said second transistor is connected to the first node point. The gate of the first transistor is connected to a reference voltage. An address field effect transistor is connected between a bit line and the second node point and the gate of said address transistor is connected to a word line. A modified form of this storage element is one in which the load elements are in the form of fourth and fifth field effect transistors. The gates of these fourth and fifth field effect transistors are connected to the source of each of the fourth and fifth transistors, respectively. A third form of the present invention has the gates of the address transistor and the gate of the first transistor connected together and to the word line. A fourth form of the invention has the gates of the first and fifth transistors and the address transistor connected together to the word line.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1976</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAyNg4JcvQL9gwO8Q9SCA5xDPF0VvB19fUPilRw9XH1dfUL4WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8V4BwaaGhsYmBsamjsbEqAEATk0i1w</recordid><startdate>19761120</startdate><enddate>19761120</enddate><creator>KURUTO HOFUMAN</creator><scope>EVB</scope></search><sort><creationdate>19761120</creationdate><title>33TRANSISTOR STATIC MEMORY ELEMENT</title><author>KURUTO HOFUMAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS51134035A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1976</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>KURUTO HOFUMAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KURUTO HOFUMAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>33TRANSISTOR STATIC MEMORY ELEMENT</title><date>1976-11-20</date><risdate>1976</risdate><abstract>A three-transistor storage element is disclosed which includes a first load element, a first field effect transistor and a second load element connected in series between first and second terminal lines of a voltage supply. Node points are located at opposite ends of the first transistor in the series path between the first load element and the first transistor and between the second load element and the first transistor. A second field effect transistor is connected between the first terminal line and the second node point. The gate of said second transistor is connected to the first node point. The gate of the first transistor is connected to a reference voltage. An address field effect transistor is connected between a bit line and the second node point and the gate of said address transistor is connected to a word line. A modified form of this storage element is one in which the load elements are in the form of fourth and fifth field effect transistors. The gates of these fourth and fifth field effect transistors are connected to the source of each of the fourth and fifth transistors, respectively. A third form of the present invention has the gates of the address transistor and the gate of the first transistor connected together and to the word line. A fourth form of the invention has the gates of the first and fifth transistors and the address transistor connected together to the word line.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS51134035A
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
INFORMATION STORAGE
PHYSICS
PULSE TECHNIQUE
STATIC STORES
title 33TRANSISTOR STATIC MEMORY ELEMENT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-13T21%3A30%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KURUTO%20HOFUMAN&rft.date=1976-11-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS51134035A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true