DATA BUS CONVERSION SYSTEM
PROBLEM TO BE SOLVED: To perform the conversion of high-order and low-order data arrays, the conversion of arbitrary array order, the conversion of longitudinal and lateral arrays in byte units as to pieces of data, etc., on a data bus while lightening software load as to the data bus conversion sys...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | HAYASHI TOSHIAKI MIZUMOTO KOJI KUWAKO KENICHI YASUNAGA MASATAKA |
| description | PROBLEM TO BE SOLVED: To perform the conversion of high-order and low-order data arrays, the conversion of arbitrary array order, the conversion of longitudinal and lateral arrays in byte units as to pieces of data, etc., on a data bus while lightening software load as to the data bus conversion system which converts arrays of data on a data bus with (n)-bit width connected to an MPU and a memory. SOLUTION: This system is provided with a data conversion part 2 which receives data on the data bus and generates an output having the arrays of the data converted on the data bus. The data conversion part 2 is equipped with a latch part 3 which temporarily holds the data on the data bus 1 and a three-state part 4 which inputs the output of the latch part 3 and is connected previously to the position of the data bus on the output side different from the position of the input data. Then the data are written to the latch part 3 and then the three-state part 4 is read out to output the converted data onto the data bus 1. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH1145207A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH1145207A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH1145207A3</originalsourceid><addsrcrecordid>eNrjZJBycQxxVHAKDVZw9vcLcw0K9vT3UwiODA5x9eVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFeAR6GhiamRgbmjsZEKAEA_gUgGA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DATA BUS CONVERSION SYSTEM</title><source>esp@cenet</source><creator>HAYASHI TOSHIAKI ; MIZUMOTO KOJI ; KUWAKO KENICHI ; YASUNAGA MASATAKA</creator><creatorcontrib>HAYASHI TOSHIAKI ; MIZUMOTO KOJI ; KUWAKO KENICHI ; YASUNAGA MASATAKA</creatorcontrib><description>PROBLEM TO BE SOLVED: To perform the conversion of high-order and low-order data arrays, the conversion of arbitrary array order, the conversion of longitudinal and lateral arrays in byte units as to pieces of data, etc., on a data bus while lightening software load as to the data bus conversion system which converts arrays of data on a data bus with (n)-bit width connected to an MPU and a memory. SOLUTION: This system is provided with a data conversion part 2 which receives data on the data bus and generates an output having the arrays of the data converted on the data bus. The data conversion part 2 is equipped with a latch part 3 which temporarily holds the data on the data bus 1 and a three-state part 4 which inputs the output of the latch part 3 and is connected previously to the position of the data bus on the output side different from the position of the input data. Then the data are written to the latch part 3 and then the three-state part 4 is read out to output the converted data onto the data bus 1.</description><edition>6</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1999</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19990216&DB=EPODOC&CC=JP&NR=H1145207A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19990216&DB=EPODOC&CC=JP&NR=H1145207A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HAYASHI TOSHIAKI</creatorcontrib><creatorcontrib>MIZUMOTO KOJI</creatorcontrib><creatorcontrib>KUWAKO KENICHI</creatorcontrib><creatorcontrib>YASUNAGA MASATAKA</creatorcontrib><title>DATA BUS CONVERSION SYSTEM</title><description>PROBLEM TO BE SOLVED: To perform the conversion of high-order and low-order data arrays, the conversion of arbitrary array order, the conversion of longitudinal and lateral arrays in byte units as to pieces of data, etc., on a data bus while lightening software load as to the data bus conversion system which converts arrays of data on a data bus with (n)-bit width connected to an MPU and a memory. SOLUTION: This system is provided with a data conversion part 2 which receives data on the data bus and generates an output having the arrays of the data converted on the data bus. The data conversion part 2 is equipped with a latch part 3 which temporarily holds the data on the data bus 1 and a three-state part 4 which inputs the output of the latch part 3 and is connected previously to the position of the data bus on the output side different from the position of the input data. Then the data are written to the latch part 3 and then the three-state part 4 is read out to output the converted data onto the data bus 1.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1999</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJBycQxxVHAKDVZw9vcLcw0K9vT3UwiODA5x9eVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFeAR6GhiamRgbmjsZEKAEA_gUgGA</recordid><startdate>19990216</startdate><enddate>19990216</enddate><creator>HAYASHI TOSHIAKI</creator><creator>MIZUMOTO KOJI</creator><creator>KUWAKO KENICHI</creator><creator>YASUNAGA MASATAKA</creator><scope>EVB</scope></search><sort><creationdate>19990216</creationdate><title>DATA BUS CONVERSION SYSTEM</title><author>HAYASHI TOSHIAKI ; MIZUMOTO KOJI ; KUWAKO KENICHI ; YASUNAGA MASATAKA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH1145207A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1999</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>HAYASHI TOSHIAKI</creatorcontrib><creatorcontrib>MIZUMOTO KOJI</creatorcontrib><creatorcontrib>KUWAKO KENICHI</creatorcontrib><creatorcontrib>YASUNAGA MASATAKA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HAYASHI TOSHIAKI</au><au>MIZUMOTO KOJI</au><au>KUWAKO KENICHI</au><au>YASUNAGA MASATAKA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DATA BUS CONVERSION SYSTEM</title><date>1999-02-16</date><risdate>1999</risdate><abstract>PROBLEM TO BE SOLVED: To perform the conversion of high-order and low-order data arrays, the conversion of arbitrary array order, the conversion of longitudinal and lateral arrays in byte units as to pieces of data, etc., on a data bus while lightening software load as to the data bus conversion system which converts arrays of data on a data bus with (n)-bit width connected to an MPU and a memory. SOLUTION: This system is provided with a data conversion part 2 which receives data on the data bus and generates an output having the arrays of the data converted on the data bus. The data conversion part 2 is equipped with a latch part 3 which temporarily holds the data on the data bus 1 and a three-state part 4 which inputs the output of the latch part 3 and is connected previously to the position of the data bus on the output side different from the position of the input data. Then the data are written to the latch part 3 and then the three-state part 4 is read out to output the converted data onto the data bus 1.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JPH1145207A |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | DATA BUS CONVERSION SYSTEM |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T08%3A41%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HAYASHI%20TOSHIAKI&rft.date=1999-02-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH1145207A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |