LOGICAL SIMULATION DEVICE, ITS METHOD AND RECORD MEDIUM RECORDING ITS CONTROLLING PROGRAM

PROBLEM TO BE SOLVED: To provide a logical simulation device capable of improving the efficiency of logical verification and that of error analysis. SOLUTION: In the case of executing logical simulation for a device model using an OS by a logical simulator, an asynchronous interruption(AI) informati...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: SHIRATORI YUKO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SHIRATORI YUKO
description PROBLEM TO BE SOLVED: To provide a logical simulation device capable of improving the efficiency of logical verification and that of error analysis. SOLUTION: In the case of executing logical simulation for a device model using an OS by a logical simulator, an asynchronous interruption(AI) information recording part 12 detects the generation of AI and records the generation in an AI information storing part 2. An execution instruction string recording part 13 detects an execution instruction string and records the string in an execution instruction string storing part 3. An AI information matching part 41 refers to the storing part 2 and allows the AI generation timing of an instruction level simulator 4 to coincide with that of the logical simulator 1. An execution instruction string comparing part 42 compares an execution instruction string to be executed by the simulator 1 with an execution instruction string to be executed by the simulator 4, and when both the strings do not coincide with each other, ends instruction level simulation.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH11353347A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH11353347A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH11353347A3</originalsourceid><addsrcrecordid>eNrjZIj08Xf3dHb0UQj29A31cQzx9PdTcHEN83R21VHwDAlW8HUN8fB3UXD0c1EIcnX2D3IBirh4hvpCeZ5-7mBlzv5-IUH-Pj4gfkCQv3uQoy8PA2taYk5xKi-U5mZQdHMNcfbQTS3Ij08tLkhMTs1LLYn3CvAwNDQ2NTY2MXc0JkYNABcrMag</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>LOGICAL SIMULATION DEVICE, ITS METHOD AND RECORD MEDIUM RECORDING ITS CONTROLLING PROGRAM</title><source>esp@cenet</source><creator>SHIRATORI YUKO</creator><creatorcontrib>SHIRATORI YUKO</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a logical simulation device capable of improving the efficiency of logical verification and that of error analysis. SOLUTION: In the case of executing logical simulation for a device model using an OS by a logical simulator, an asynchronous interruption(AI) information recording part 12 detects the generation of AI and records the generation in an AI information storing part 2. An execution instruction string recording part 13 detects an execution instruction string and records the string in an execution instruction string storing part 3. An AI information matching part 41 refers to the storing part 2 and allows the AI generation timing of an instruction level simulator 4 to coincide with that of the logical simulator 1. An execution instruction string comparing part 42 compares an execution instruction string to be executed by the simulator 1 with an execution instruction string to be executed by the simulator 4, and when both the strings do not coincide with each other, ends instruction level simulation.</description><edition>6</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>1999</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19991224&amp;DB=EPODOC&amp;CC=JP&amp;NR=H11353347A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19991224&amp;DB=EPODOC&amp;CC=JP&amp;NR=H11353347A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SHIRATORI YUKO</creatorcontrib><title>LOGICAL SIMULATION DEVICE, ITS METHOD AND RECORD MEDIUM RECORDING ITS CONTROLLING PROGRAM</title><description>PROBLEM TO BE SOLVED: To provide a logical simulation device capable of improving the efficiency of logical verification and that of error analysis. SOLUTION: In the case of executing logical simulation for a device model using an OS by a logical simulator, an asynchronous interruption(AI) information recording part 12 detects the generation of AI and records the generation in an AI information storing part 2. An execution instruction string recording part 13 detects an execution instruction string and records the string in an execution instruction string storing part 3. An AI information matching part 41 refers to the storing part 2 and allows the AI generation timing of an instruction level simulator 4 to coincide with that of the logical simulator 1. An execution instruction string comparing part 42 compares an execution instruction string to be executed by the simulator 1 with an execution instruction string to be executed by the simulator 4, and when both the strings do not coincide with each other, ends instruction level simulation.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1999</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZIj08Xf3dHb0UQj29A31cQzx9PdTcHEN83R21VHwDAlW8HUN8fB3UXD0c1EIcnX2D3IBirh4hvpCeZ5-7mBlzv5-IUH-Pj4gfkCQv3uQoy8PA2taYk5xKi-U5mZQdHMNcfbQTS3Ij08tLkhMTs1LLYn3CvAwNDQ2NTY2MXc0JkYNABcrMag</recordid><startdate>19991224</startdate><enddate>19991224</enddate><creator>SHIRATORI YUKO</creator><scope>EVB</scope></search><sort><creationdate>19991224</creationdate><title>LOGICAL SIMULATION DEVICE, ITS METHOD AND RECORD MEDIUM RECORDING ITS CONTROLLING PROGRAM</title><author>SHIRATORI YUKO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH11353347A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1999</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>SHIRATORI YUKO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SHIRATORI YUKO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>LOGICAL SIMULATION DEVICE, ITS METHOD AND RECORD MEDIUM RECORDING ITS CONTROLLING PROGRAM</title><date>1999-12-24</date><risdate>1999</risdate><abstract>PROBLEM TO BE SOLVED: To provide a logical simulation device capable of improving the efficiency of logical verification and that of error analysis. SOLUTION: In the case of executing logical simulation for a device model using an OS by a logical simulator, an asynchronous interruption(AI) information recording part 12 detects the generation of AI and records the generation in an AI information storing part 2. An execution instruction string recording part 13 detects an execution instruction string and records the string in an execution instruction string storing part 3. An AI information matching part 41 refers to the storing part 2 and allows the AI generation timing of an instruction level simulator 4 to coincide with that of the logical simulator 1. An execution instruction string comparing part 42 compares an execution instruction string to be executed by the simulator 1 with an execution instruction string to be executed by the simulator 4, and when both the strings do not coincide with each other, ends instruction level simulation.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH11353347A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
title LOGICAL SIMULATION DEVICE, ITS METHOD AND RECORD MEDIUM RECORDING ITS CONTROLLING PROGRAM
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T06%3A14%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SHIRATORI%20YUKO&rft.date=1999-12-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH11353347A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true