PLL MODULE AND COMMUNICATOR USING SAME

PROBLEM TO BE SOLVED: To provide the inexpensive PLL module which can output a signal of stable high frequency of 3 GHz or higher. SOLUTION: The PLL module 11 is constituted by combining a PLL-IC 4 having frequency dividers 5 and 6 and a phase comparator 7 inside, a loop filter 8, and a voltage-cont...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	TAKAYANAGI SHINICHIRO, FURUKUBO MASASHI
Format:	Patent
Sprache:	eng
Schlagworte:	AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES BASIC ELECTRONIC CIRCUITRY CHECKING-DEVICES ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY FARE-REGISTERING APPARATUS FRANKING APPARATUS PHYSICS TICKET-ISSUING APPARATUS TRANSMISSION
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	TAKAYANAGI SHINICHIRO FURUKUBO MASASHI
description	PROBLEM TO BE SOLVED: To provide the inexpensive PLL module which can output a signal of stable high frequency of 3 GHz or higher. SOLUTION: The PLL module 11 is constituted by combining a PLL-IC 4 having frequency dividers 5 and 6 and a phase comparator 7 inside, a loop filter 8, and a voltage-controlled oscillator 9, and a multiplexing circuit 12 is provided at its output to constitute the PLL module 11. Consequently, signal source for a stable high frequency of 3 GHz or higher can be obtained at low cost.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH11330953A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH11330953A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH11330953A3</originalsourceid><addsrcrecordid>eNrjZFAL8PFR8PV3CfVxVXD0c1Fw9vf1DfXzdHYM8Q9SCA329HNXCHb0deVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR6GhsbGBpamxo7GxKgBALrRI58</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PLL MODULE AND COMMUNICATOR USING SAME</title><source>esp@cenet</source><creator>TAKAYANAGI SHINICHIRO ; FURUKUBO MASASHI</creator><creatorcontrib>TAKAYANAGI SHINICHIRO ; FURUKUBO MASASHI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide the inexpensive PLL module which can output a signal of stable high frequency of 3 GHz or higher. SOLUTION: The PLL module 11 is constituted by combining a PLL-IC 4 having frequency dividers 5 and 6 and a phase comparator 7 inside, a loop filter 8, and a voltage-controlled oscillator 9, and a multiplexing circuit 12 is provided at its output to constitute the PLL module 11. Consequently, signal source for a stable high frequency of 3 GHz or higher can be obtained at low cost.</description><edition>6</edition><language>eng</language><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES ; BASIC ELECTRONIC CIRCUITRY ; CHECKING-DEVICES ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; FARE-REGISTERING APPARATUS ; FRANKING APPARATUS ; PHYSICS ; TICKET-ISSUING APPARATUS ; TRANSMISSION</subject><creationdate>1999</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19991130&DB=EPODOC&CC=JP&NR=H11330953A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19991130&DB=EPODOC&CC=JP&NR=H11330953A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TAKAYANAGI SHINICHIRO</creatorcontrib><creatorcontrib>FURUKUBO MASASHI</creatorcontrib><title>PLL MODULE AND COMMUNICATOR USING SAME</title><description>PROBLEM TO BE SOLVED: To provide the inexpensive PLL module which can output a signal of stable high frequency of 3 GHz or higher. SOLUTION: The PLL module 11 is constituted by combining a PLL-IC 4 having frequency dividers 5 and 6 and a phase comparator 7 inside, a loop filter 8, and a voltage-controlled oscillator 9, and a multiplexing circuit 12 is provided at its output to constitute the PLL module 11. Consequently, signal source for a stable high frequency of 3 GHz or higher can be obtained at low cost.</description><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CHECKING-DEVICES</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>FARE-REGISTERING APPARATUS</subject><subject>FRANKING APPARATUS</subject><subject>PHYSICS</subject><subject>TICKET-ISSUING APPARATUS</subject><subject>TRANSMISSION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1999</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAL8PFR8PV3CfVxVXD0c1Fw9vf1DfXzdHYM8Q9SCA329HNXCHb0deVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR6GhsbGBpamxo7GxKgBALrRI58</recordid><startdate>19991130</startdate><enddate>19991130</enddate><creator>TAKAYANAGI SHINICHIRO</creator><creator>FURUKUBO MASASHI</creator><scope>EVB</scope></search><sort><creationdate>19991130</creationdate><title>PLL MODULE AND COMMUNICATOR USING SAME</title><author>TAKAYANAGI SHINICHIRO ; FURUKUBO MASASHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH11330953A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1999</creationdate><topic>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CHECKING-DEVICES</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>FARE-REGISTERING APPARATUS</topic><topic>FRANKING APPARATUS</topic><topic>PHYSICS</topic><topic>TICKET-ISSUING APPARATUS</topic><topic>TRANSMISSION</topic><toplevel>online_resources</toplevel><creatorcontrib>TAKAYANAGI SHINICHIRO</creatorcontrib><creatorcontrib>FURUKUBO MASASHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TAKAYANAGI SHINICHIRO</au><au>FURUKUBO MASASHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PLL MODULE AND COMMUNICATOR USING SAME</title><date>1999-11-30</date><risdate>1999</risdate><abstract>PROBLEM TO BE SOLVED: To provide the inexpensive PLL module which can output a signal of stable high frequency of 3 GHz or higher. SOLUTION: The PLL module 11 is constituted by combining a PLL-IC 4 having frequency dividers 5 and 6 and a phase comparator 7 inside, a loop filter 8, and a voltage-controlled oscillator 9, and a multiplexing circuit 12 is provided at its output to constitute the PLL module 11. Consequently, signal source for a stable high frequency of 3 GHz or higher can be obtained at low cost.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_JPH11330953A
source	esp@cenet
subjects	AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES BASIC ELECTRONIC CIRCUITRY CHECKING-DEVICES ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY FARE-REGISTERING APPARATUS FRANKING APPARATUS PHYSICS TICKET-ISSUING APPARATUS TRANSMISSION
title	PLL MODULE AND COMMUNICATOR USING SAME
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T09%3A47%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TAKAYANAGI%20SHINICHIRO&rft.date=1999-11-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH11330953A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true