MANUFACTURE OF SEMICONDUCTOR DEVICE

PROBLEM TO BE SOLVED: To provide a method of manufacturing a semiconductor device provided with a self-aligned contact, which is capable of lessening gate electrodes in gap between them without generating recesses on a semiconductor substrate, reducing source/drain diffusion layers in impurity conce...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: KUROKAWA ATSUO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KUROKAWA ATSUO
description PROBLEM TO BE SOLVED: To provide a method of manufacturing a semiconductor device provided with a self-aligned contact, which is capable of lessening gate electrodes in gap between them without generating recesses on a semiconductor substrate, reducing source/drain diffusion layers in impurity concentration, and restraining the diffusion layers from being diffused at a high speed. SOLUTION: A first wiring A and an offset insulating film 22a are formed on a semiconductor substrate 10, the offset insulating film 22a is coated, a first etching stopper film 23 is formed, a low-concentration diffusion layer 11 is formed using the first wiring A as a mask, the semiconductor substrate 10 is thermally treated through a high-speed annealing method, a sidewall mask layer 25a is formed confronting the sidewall of the first wiring A and the offset insulating film 22a, a high-concentration diffusion layer 12 is formed using the sidewalls mask layer 25a as a mask, the sidewall mask layer 25a is removed, an insulating film 27 is formed on all the surface of the first etching stopper film, and a contact hole CH1 is bored in the insulating film 27 to reach to the high-concentration diffusion layer 12.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH11176934A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH11176934A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH11176934A3</originalsourceid><addsrcrecordid>eNrjZFD2dfQLdXN0DgkNclXwd1MIdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR6GhobmZpbGJo7GxKgBAGpnIws</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MANUFACTURE OF SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>KUROKAWA ATSUO</creator><creatorcontrib>KUROKAWA ATSUO</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a method of manufacturing a semiconductor device provided with a self-aligned contact, which is capable of lessening gate electrodes in gap between them without generating recesses on a semiconductor substrate, reducing source/drain diffusion layers in impurity concentration, and restraining the diffusion layers from being diffused at a high speed. SOLUTION: A first wiring A and an offset insulating film 22a are formed on a semiconductor substrate 10, the offset insulating film 22a is coated, a first etching stopper film 23 is formed, a low-concentration diffusion layer 11 is formed using the first wiring A as a mask, the semiconductor substrate 10 is thermally treated through a high-speed annealing method, a sidewall mask layer 25a is formed confronting the sidewall of the first wiring A and the offset insulating film 22a, a high-concentration diffusion layer 12 is formed using the sidewalls mask layer 25a as a mask, the sidewall mask layer 25a is removed, an insulating film 27 is formed on all the surface of the first etching stopper film, and a contact hole CH1 is bored in the insulating film 27 to reach to the high-concentration diffusion layer 12.</description><edition>6</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1999</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19990702&amp;DB=EPODOC&amp;CC=JP&amp;NR=H11176934A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19990702&amp;DB=EPODOC&amp;CC=JP&amp;NR=H11176934A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KUROKAWA ATSUO</creatorcontrib><title>MANUFACTURE OF SEMICONDUCTOR DEVICE</title><description>PROBLEM TO BE SOLVED: To provide a method of manufacturing a semiconductor device provided with a self-aligned contact, which is capable of lessening gate electrodes in gap between them without generating recesses on a semiconductor substrate, reducing source/drain diffusion layers in impurity concentration, and restraining the diffusion layers from being diffused at a high speed. SOLUTION: A first wiring A and an offset insulating film 22a are formed on a semiconductor substrate 10, the offset insulating film 22a is coated, a first etching stopper film 23 is formed, a low-concentration diffusion layer 11 is formed using the first wiring A as a mask, the semiconductor substrate 10 is thermally treated through a high-speed annealing method, a sidewall mask layer 25a is formed confronting the sidewall of the first wiring A and the offset insulating film 22a, a high-concentration diffusion layer 12 is formed using the sidewalls mask layer 25a as a mask, the sidewall mask layer 25a is removed, an insulating film 27 is formed on all the surface of the first etching stopper film, and a contact hole CH1 is bored in the insulating film 27 to reach to the high-concentration diffusion layer 12.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1999</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFD2dfQLdXN0DgkNclXwd1MIdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR6GhobmZpbGJo7GxKgBAGpnIws</recordid><startdate>19990702</startdate><enddate>19990702</enddate><creator>KUROKAWA ATSUO</creator><scope>EVB</scope></search><sort><creationdate>19990702</creationdate><title>MANUFACTURE OF SEMICONDUCTOR DEVICE</title><author>KUROKAWA ATSUO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH11176934A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1999</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KUROKAWA ATSUO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KUROKAWA ATSUO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MANUFACTURE OF SEMICONDUCTOR DEVICE</title><date>1999-07-02</date><risdate>1999</risdate><abstract>PROBLEM TO BE SOLVED: To provide a method of manufacturing a semiconductor device provided with a self-aligned contact, which is capable of lessening gate electrodes in gap between them without generating recesses on a semiconductor substrate, reducing source/drain diffusion layers in impurity concentration, and restraining the diffusion layers from being diffused at a high speed. SOLUTION: A first wiring A and an offset insulating film 22a are formed on a semiconductor substrate 10, the offset insulating film 22a is coated, a first etching stopper film 23 is formed, a low-concentration diffusion layer 11 is formed using the first wiring A as a mask, the semiconductor substrate 10 is thermally treated through a high-speed annealing method, a sidewall mask layer 25a is formed confronting the sidewall of the first wiring A and the offset insulating film 22a, a high-concentration diffusion layer 12 is formed using the sidewalls mask layer 25a as a mask, the sidewall mask layer 25a is removed, an insulating film 27 is formed on all the surface of the first etching stopper film, and a contact hole CH1 is bored in the insulating film 27 to reach to the high-concentration diffusion layer 12.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH11176934A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title MANUFACTURE OF SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T12%3A02%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KUROKAWA%20ATSUO&rft.date=1999-07-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH11176934A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true