CONNECTING DEVICE OF POWER TRANSISTOR FOR INVERTER
PROBLEM TO BE SOLVED: To electrically balance a plurality of power transistors by arranging third and fourth conductive plates connected to the emitter terminals of the transistors at regular intervals on first and second conductive plates and erecting an AC output terminal on the third conductive p...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | FUJIYOSHI YUJI |
description | PROBLEM TO BE SOLVED: To electrically balance a plurality of power transistors by arranging third and fourth conductive plates connected to the emitter terminals of the transistors at regular intervals on first and second conductive plates and erecting an AC output terminal on the third conductive plate while the terminal is electrically connected to the plate, and then, erecting a cathode terminal for connecting negative DC bus on the fourth conductive plate. SOLUTION: Power transistors P1 -P3 are formed in inverted L-shapes and power transistor r1 -r3 are formed in L-shapes. The collector terminals C of the transistors c1 -c3 are electrically connected to the collector terminals C of the transistors r1 -r3 through first and second conductive plates having right- angled triangular shapes. On the conductive plates 14 and 15, third and fourth conductive plates 16 and 17 connected to the emitter terminals E of the transistors p1 -p3 are arranged at regular intervals and an AC output terminal 11 is erected on the plate 16 while the terminal 11 is electrically connected to the plate 16. In addition, a cathode terminal 13 for connecting negative DC bus is erected on the plate 17. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH0970184A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH0970184A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH0970184A3</originalsourceid><addsrcrecordid>eNrjZDBy9vfzc3UO8fRzV3BxDfN0dlXwd1MI8A93DVIICXL0C_YMDvEPUnADYk-_MNegENcgHgbWtMSc4lReKM3NoODmGuLsoZtakB-fWlyQmJyal1oS7xXgYWBpbmBoYeJoTIQSAEcXJtw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CONNECTING DEVICE OF POWER TRANSISTOR FOR INVERTER</title><source>esp@cenet</source><creator>FUJIYOSHI YUJI</creator><creatorcontrib>FUJIYOSHI YUJI</creatorcontrib><description>PROBLEM TO BE SOLVED: To electrically balance a plurality of power transistors by arranging third and fourth conductive plates connected to the emitter terminals of the transistors at regular intervals on first and second conductive plates and erecting an AC output terminal on the third conductive plate while the terminal is electrically connected to the plate, and then, erecting a cathode terminal for connecting negative DC bus on the fourth conductive plate. SOLUTION: Power transistors P1 -P3 are formed in inverted L-shapes and power transistor r1 -r3 are formed in L-shapes. The collector terminals C of the transistors c1 -c3 are electrically connected to the collector terminals C of the transistors r1 -r3 through first and second conductive plates having right- angled triangular shapes. On the conductive plates 14 and 15, third and fourth conductive plates 16 and 17 connected to the emitter terminals E of the transistors p1 -p3 are arranged at regular intervals and an AC output terminal 11 is erected on the plate 16 while the terminal 11 is electrically connected to the plate 16. In addition, a cathode terminal 13 for connecting negative DC bus is erected on the plate 17.</description><edition>6</edition><language>eng</language><subject>APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS ; BASIC ELECTRIC ELEMENTS ; BASIC ELECTRONIC CIRCUITRY ; CONTROL OR REGULATION THEREOF ; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER ; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; GENERATION ; PULSE TECHNIQUE ; SEMICONDUCTOR DEVICES</subject><creationdate>1997</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19970311&DB=EPODOC&CC=JP&NR=H0970184A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19970311&DB=EPODOC&CC=JP&NR=H0970184A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FUJIYOSHI YUJI</creatorcontrib><title>CONNECTING DEVICE OF POWER TRANSISTOR FOR INVERTER</title><description>PROBLEM TO BE SOLVED: To electrically balance a plurality of power transistors by arranging third and fourth conductive plates connected to the emitter terminals of the transistors at regular intervals on first and second conductive plates and erecting an AC output terminal on the third conductive plate while the terminal is electrically connected to the plate, and then, erecting a cathode terminal for connecting negative DC bus on the fourth conductive plate. SOLUTION: Power transistors P1 -P3 are formed in inverted L-shapes and power transistor r1 -r3 are formed in L-shapes. The collector terminals C of the transistors c1 -c3 are electrically connected to the collector terminals C of the transistors r1 -r3 through first and second conductive plates having right- angled triangular shapes. On the conductive plates 14 and 15, third and fourth conductive plates 16 and 17 connected to the emitter terminals E of the transistors p1 -p3 are arranged at regular intervals and an AC output terminal 11 is erected on the plate 16 while the terminal 11 is electrically connected to the plate 16. In addition, a cathode terminal 13 for connecting negative DC bus is erected on the plate 17.</description><subject>APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS</subject><subject>BASIC ELECTRIC ELEMENTS</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CONTROL OR REGULATION THEREOF</subject><subject>CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER</subject><subject>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>GENERATION</subject><subject>PULSE TECHNIQUE</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1997</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDBy9vfzc3UO8fRzV3BxDfN0dlXwd1MI8A93DVIICXL0C_YMDvEPUnADYk-_MNegENcgHgbWtMSc4lReKM3NoODmGuLsoZtakB-fWlyQmJyal1oS7xXgYWBpbmBoYeJoTIQSAEcXJtw</recordid><startdate>19970311</startdate><enddate>19970311</enddate><creator>FUJIYOSHI YUJI</creator><scope>EVB</scope></search><sort><creationdate>19970311</creationdate><title>CONNECTING DEVICE OF POWER TRANSISTOR FOR INVERTER</title><author>FUJIYOSHI YUJI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH0970184A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1997</creationdate><topic>APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS</topic><topic>BASIC ELECTRIC ELEMENTS</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CONTROL OR REGULATION THEREOF</topic><topic>CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER</topic><topic>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>GENERATION</topic><topic>PULSE TECHNIQUE</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>FUJIYOSHI YUJI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FUJIYOSHI YUJI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CONNECTING DEVICE OF POWER TRANSISTOR FOR INVERTER</title><date>1997-03-11</date><risdate>1997</risdate><abstract>PROBLEM TO BE SOLVED: To electrically balance a plurality of power transistors by arranging third and fourth conductive plates connected to the emitter terminals of the transistors at regular intervals on first and second conductive plates and erecting an AC output terminal on the third conductive plate while the terminal is electrically connected to the plate, and then, erecting a cathode terminal for connecting negative DC bus on the fourth conductive plate. SOLUTION: Power transistors P1 -P3 are formed in inverted L-shapes and power transistor r1 -r3 are formed in L-shapes. The collector terminals C of the transistors c1 -c3 are electrically connected to the collector terminals C of the transistors r1 -r3 through first and second conductive plates having right- angled triangular shapes. On the conductive plates 14 and 15, third and fourth conductive plates 16 and 17 connected to the emitter terminals E of the transistors p1 -p3 are arranged at regular intervals and an AC output terminal 11 is erected on the plate 16 while the terminal 11 is electrically connected to the plate 16. In addition, a cathode terminal 13 for connecting negative DC bus is erected on the plate 17.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_JPH0970184A |
source | esp@cenet |
subjects | APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS BASIC ELECTRIC ELEMENTS BASIC ELECTRONIC CIRCUITRY CONTROL OR REGULATION THEREOF CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY GENERATION PULSE TECHNIQUE SEMICONDUCTOR DEVICES |
title | CONNECTING DEVICE OF POWER TRANSISTOR FOR INVERTER |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T02%3A43%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FUJIYOSHI%20YUJI&rft.date=1997-03-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH0970184A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |