DMA TRANSFER DEVICE

PROBLEM TO BE SOLVED: To eliminate useless time and to speedily transfer the data to an external bus by discontinuing the transfer of data to the external bus when the address of the data to be transferred to the external bus exceeds the address of the transfer data which are stored in a transfer da...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: JINBO YASUSHI, KIKUCHI SHIGEMASA, MISONO TERUAKI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator JINBO YASUSHI
KIKUCHI SHIGEMASA
MISONO TERUAKI
description PROBLEM TO BE SOLVED: To eliminate useless time and to speedily transfer the data to an external bus by discontinuing the transfer of data to the external bus when the address of the data to be transferred to the external bus exceeds the address of the transfer data which are stored in a transfer data storing buffer. SOLUTION: A DMA control circuit 15 reads the transfer data out of a memory 13 which is connected to a system bus 11 of a CPU 12 and stores the data in a transfer data storing buffer 17. An LSI 18 transfers the data stored in the buffer 17 to an external bus 20. An address comparator 16 judges whether the address of the data to be transferred to the bus 20 from the LSI 18 exceeds the address of the transfer data stored in the buffer 17. If the former address exceeds the latter one, the circuit 15 discontinues the transfer of data to the bus 20.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH0954749A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH0954749A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH0954749A3</originalsourceid><addsrcrecordid>eNrjZBB28XVUCAly9At2cw1ScHEN83R25WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8V4BHgaWpibmJpaOxkQoAQAXsx4N</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DMA TRANSFER DEVICE</title><source>esp@cenet</source><creator>JINBO YASUSHI ; KIKUCHI SHIGEMASA ; MISONO TERUAKI</creator><creatorcontrib>JINBO YASUSHI ; KIKUCHI SHIGEMASA ; MISONO TERUAKI</creatorcontrib><description>PROBLEM TO BE SOLVED: To eliminate useless time and to speedily transfer the data to an external bus by discontinuing the transfer of data to the external bus when the address of the data to be transferred to the external bus exceeds the address of the transfer data which are stored in a transfer data storing buffer. SOLUTION: A DMA control circuit 15 reads the transfer data out of a memory 13 which is connected to a system bus 11 of a CPU 12 and stores the data in a transfer data storing buffer 17. An LSI 18 transfers the data stored in the buffer 17 to an external bus 20. An address comparator 16 judges whether the address of the data to be transferred to the bus 20 from the LSI 18 exceeds the address of the transfer data stored in the buffer 17. If the former address exceeds the latter one, the circuit 15 discontinues the transfer of data to the bus 20.</description><edition>6</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1997</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19970225&amp;DB=EPODOC&amp;CC=JP&amp;NR=H0954749A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25547,76298</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19970225&amp;DB=EPODOC&amp;CC=JP&amp;NR=H0954749A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>JINBO YASUSHI</creatorcontrib><creatorcontrib>KIKUCHI SHIGEMASA</creatorcontrib><creatorcontrib>MISONO TERUAKI</creatorcontrib><title>DMA TRANSFER DEVICE</title><description>PROBLEM TO BE SOLVED: To eliminate useless time and to speedily transfer the data to an external bus by discontinuing the transfer of data to the external bus when the address of the data to be transferred to the external bus exceeds the address of the transfer data which are stored in a transfer data storing buffer. SOLUTION: A DMA control circuit 15 reads the transfer data out of a memory 13 which is connected to a system bus 11 of a CPU 12 and stores the data in a transfer data storing buffer 17. An LSI 18 transfers the data stored in the buffer 17 to an external bus 20. An address comparator 16 judges whether the address of the data to be transferred to the bus 20 from the LSI 18 exceeds the address of the transfer data stored in the buffer 17. If the former address exceeds the latter one, the circuit 15 discontinues the transfer of data to the bus 20.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1997</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBB28XVUCAly9At2cw1ScHEN83R25WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8V4BHgaWpibmJpaOxkQoAQAXsx4N</recordid><startdate>19970225</startdate><enddate>19970225</enddate><creator>JINBO YASUSHI</creator><creator>KIKUCHI SHIGEMASA</creator><creator>MISONO TERUAKI</creator><scope>EVB</scope></search><sort><creationdate>19970225</creationdate><title>DMA TRANSFER DEVICE</title><author>JINBO YASUSHI ; KIKUCHI SHIGEMASA ; MISONO TERUAKI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH0954749A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1997</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>JINBO YASUSHI</creatorcontrib><creatorcontrib>KIKUCHI SHIGEMASA</creatorcontrib><creatorcontrib>MISONO TERUAKI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>JINBO YASUSHI</au><au>KIKUCHI SHIGEMASA</au><au>MISONO TERUAKI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DMA TRANSFER DEVICE</title><date>1997-02-25</date><risdate>1997</risdate><abstract>PROBLEM TO BE SOLVED: To eliminate useless time and to speedily transfer the data to an external bus by discontinuing the transfer of data to the external bus when the address of the data to be transferred to the external bus exceeds the address of the transfer data which are stored in a transfer data storing buffer. SOLUTION: A DMA control circuit 15 reads the transfer data out of a memory 13 which is connected to a system bus 11 of a CPU 12 and stores the data in a transfer data storing buffer 17. An LSI 18 transfers the data stored in the buffer 17 to an external bus 20. An address comparator 16 judges whether the address of the data to be transferred to the bus 20 from the LSI 18 exceeds the address of the transfer data stored in the buffer 17. If the former address exceeds the latter one, the circuit 15 discontinues the transfer of data to the bus 20.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH0954749A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title DMA TRANSFER DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-17T04%3A04%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=JINBO%20YASUSHI&rft.date=1997-02-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH0954749A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true