FAIL-FIRST, FAIL-FUNCTIONAL AND FAULT TOLERANT MULTIPROCESSOR SYSTEM
PROBLEM TO BE SOLVED: To check the error of a processor at an interface spot without affecting the processor performance by providing a specific table means and also a means which receives a message from a peripheral device and decides whether the access should be permitted to a memory means based o...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | POORU ENU HINTEITSUKA ROBAATO DABURIYUU HOOSUTO DANIERU ERU FUAURAA DEIBUITSUDO JIEI GAASHIA FURANKU EI UIRIAMUSU JIEFURII AI ISUWANDEII UIRIAMU EDOWAADO BEIKAA UIRIAMU PATAASON BANTON UIRIAMU JIYOERU WATOSON GEARII EFU KIYANBERU RICHIYAADO DABURIYUU KATSUTSU JIYUNIA DEIBUITSUDO POORU SOONIA |
| description | PROBLEM TO BE SOLVED: To check the error of a processor at an interface spot without affecting the processor performance by providing a specific table means and also a means which receives a message from a peripheral device and decides whether the access should be permitted to a memory means based on the received message. SOLUTION: The routers 14A and 14B are connected to the subprocessor systems 10A and 10B, and the I/O packets 16A and 16B are connected to the routers 14A and 14B respectively. This device of such a constitution has a table means which includes plural entries to discriminate permission of the access to a part of a memory means against one of its peripheral devices. Therefore, the message packet sent via an I/O has the information on the originator and the destination. Then a receiving CPU refers to the external source that is permitted to access its memory via an access propriety check and a conversion (AVT) table and checks whether the access is permitted or not. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH09244960A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH09244960A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH09244960A3</originalsourceid><addsrcrecordid>eNrjZHBxc_T00XXzDAoO0VGAsEP9nEM8_f0cfRQc_VyAYqE-IQoh_j6uQY5-IQq-QJ5nQJC_s2twsH-QQnBkcIirLw8Da1piTnEqL5TmZlB0cw1x9tBNLciPTy0uSExOzUstifcK8DCwNDIxsTQzcDQmRg0Ac6IsUg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>FAIL-FIRST, FAIL-FUNCTIONAL AND FAULT TOLERANT MULTIPROCESSOR SYSTEM</title><source>esp@cenet</source><creator>POORU ENU HINTEITSUKA ; ROBAATO DABURIYUU HOOSUTO ; DANIERU ERU FUAURAA ; DEIBUITSUDO JIEI GAASHIA ; FURANKU EI UIRIAMUSU ; JIEFURII AI ISUWANDEII ; UIRIAMU EDOWAADO BEIKAA ; UIRIAMU PATAASON BANTON ; UIRIAMU JIYOERU WATOSON ; GEARII EFU KIYANBERU ; RICHIYAADO DABURIYUU KATSUTSU JIYUNIA ; DEIBUITSUDO POORU SOONIA</creator><creatorcontrib>POORU ENU HINTEITSUKA ; ROBAATO DABURIYUU HOOSUTO ; DANIERU ERU FUAURAA ; DEIBUITSUDO JIEI GAASHIA ; FURANKU EI UIRIAMUSU ; JIEFURII AI ISUWANDEII ; UIRIAMU EDOWAADO BEIKAA ; UIRIAMU PATAASON BANTON ; UIRIAMU JIYOERU WATOSON ; GEARII EFU KIYANBERU ; RICHIYAADO DABURIYUU KATSUTSU JIYUNIA ; DEIBUITSUDO POORU SOONIA</creatorcontrib><description>PROBLEM TO BE SOLVED: To check the error of a processor at an interface spot without affecting the processor performance by providing a specific table means and also a means which receives a message from a peripheral device and decides whether the access should be permitted to a memory means based on the received message. SOLUTION: The routers 14A and 14B are connected to the subprocessor systems 10A and 10B, and the I/O packets 16A and 16B are connected to the routers 14A and 14B respectively. This device of such a constitution has a table means which includes plural entries to discriminate permission of the access to a part of a memory means against one of its peripheral devices. Therefore, the message packet sent via an I/O has the information on the originator and the destination. Then a receiving CPU refers to the external source that is permitted to access its memory via an access propriety check and a conversion (AVT) table and checks whether the access is permitted or not.</description><edition>6</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1997</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19970919&DB=EPODOC&CC=JP&NR=H09244960A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19970919&DB=EPODOC&CC=JP&NR=H09244960A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>POORU ENU HINTEITSUKA</creatorcontrib><creatorcontrib>ROBAATO DABURIYUU HOOSUTO</creatorcontrib><creatorcontrib>DANIERU ERU FUAURAA</creatorcontrib><creatorcontrib>DEIBUITSUDO JIEI GAASHIA</creatorcontrib><creatorcontrib>FURANKU EI UIRIAMUSU</creatorcontrib><creatorcontrib>JIEFURII AI ISUWANDEII</creatorcontrib><creatorcontrib>UIRIAMU EDOWAADO BEIKAA</creatorcontrib><creatorcontrib>UIRIAMU PATAASON BANTON</creatorcontrib><creatorcontrib>UIRIAMU JIYOERU WATOSON</creatorcontrib><creatorcontrib>GEARII EFU KIYANBERU</creatorcontrib><creatorcontrib>RICHIYAADO DABURIYUU KATSUTSU JIYUNIA</creatorcontrib><creatorcontrib>DEIBUITSUDO POORU SOONIA</creatorcontrib><title>FAIL-FIRST, FAIL-FUNCTIONAL AND FAULT TOLERANT MULTIPROCESSOR SYSTEM</title><description>PROBLEM TO BE SOLVED: To check the error of a processor at an interface spot without affecting the processor performance by providing a specific table means and also a means which receives a message from a peripheral device and decides whether the access should be permitted to a memory means based on the received message. SOLUTION: The routers 14A and 14B are connected to the subprocessor systems 10A and 10B, and the I/O packets 16A and 16B are connected to the routers 14A and 14B respectively. This device of such a constitution has a table means which includes plural entries to discriminate permission of the access to a part of a memory means against one of its peripheral devices. Therefore, the message packet sent via an I/O has the information on the originator and the destination. Then a receiving CPU refers to the external source that is permitted to access its memory via an access propriety check and a conversion (AVT) table and checks whether the access is permitted or not.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1997</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHBxc_T00XXzDAoO0VGAsEP9nEM8_f0cfRQc_VyAYqE-IQoh_j6uQY5-IQq-QJ5nQJC_s2twsH-QQnBkcIirLw8Da1piTnEqL5TmZlB0cw1x9tBNLciPTy0uSExOzUstifcK8DCwNDIxsTQzcDQmRg0Ac6IsUg</recordid><startdate>19970919</startdate><enddate>19970919</enddate><creator>POORU ENU HINTEITSUKA</creator><creator>ROBAATO DABURIYUU HOOSUTO</creator><creator>DANIERU ERU FUAURAA</creator><creator>DEIBUITSUDO JIEI GAASHIA</creator><creator>FURANKU EI UIRIAMUSU</creator><creator>JIEFURII AI ISUWANDEII</creator><creator>UIRIAMU EDOWAADO BEIKAA</creator><creator>UIRIAMU PATAASON BANTON</creator><creator>UIRIAMU JIYOERU WATOSON</creator><creator>GEARII EFU KIYANBERU</creator><creator>RICHIYAADO DABURIYUU KATSUTSU JIYUNIA</creator><creator>DEIBUITSUDO POORU SOONIA</creator><scope>EVB</scope></search><sort><creationdate>19970919</creationdate><title>FAIL-FIRST, FAIL-FUNCTIONAL AND FAULT TOLERANT MULTIPROCESSOR SYSTEM</title><author>POORU ENU HINTEITSUKA ; ROBAATO DABURIYUU HOOSUTO ; DANIERU ERU FUAURAA ; DEIBUITSUDO JIEI GAASHIA ; FURANKU EI UIRIAMUSU ; JIEFURII AI ISUWANDEII ; UIRIAMU EDOWAADO BEIKAA ; UIRIAMU PATAASON BANTON ; UIRIAMU JIYOERU WATOSON ; GEARII EFU KIYANBERU ; RICHIYAADO DABURIYUU KATSUTSU JIYUNIA ; DEIBUITSUDO POORU SOONIA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH09244960A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1997</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>POORU ENU HINTEITSUKA</creatorcontrib><creatorcontrib>ROBAATO DABURIYUU HOOSUTO</creatorcontrib><creatorcontrib>DANIERU ERU FUAURAA</creatorcontrib><creatorcontrib>DEIBUITSUDO JIEI GAASHIA</creatorcontrib><creatorcontrib>FURANKU EI UIRIAMUSU</creatorcontrib><creatorcontrib>JIEFURII AI ISUWANDEII</creatorcontrib><creatorcontrib>UIRIAMU EDOWAADO BEIKAA</creatorcontrib><creatorcontrib>UIRIAMU PATAASON BANTON</creatorcontrib><creatorcontrib>UIRIAMU JIYOERU WATOSON</creatorcontrib><creatorcontrib>GEARII EFU KIYANBERU</creatorcontrib><creatorcontrib>RICHIYAADO DABURIYUU KATSUTSU JIYUNIA</creatorcontrib><creatorcontrib>DEIBUITSUDO POORU SOONIA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>POORU ENU HINTEITSUKA</au><au>ROBAATO DABURIYUU HOOSUTO</au><au>DANIERU ERU FUAURAA</au><au>DEIBUITSUDO JIEI GAASHIA</au><au>FURANKU EI UIRIAMUSU</au><au>JIEFURII AI ISUWANDEII</au><au>UIRIAMU EDOWAADO BEIKAA</au><au>UIRIAMU PATAASON BANTON</au><au>UIRIAMU JIYOERU WATOSON</au><au>GEARII EFU KIYANBERU</au><au>RICHIYAADO DABURIYUU KATSUTSU JIYUNIA</au><au>DEIBUITSUDO POORU SOONIA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>FAIL-FIRST, FAIL-FUNCTIONAL AND FAULT TOLERANT MULTIPROCESSOR SYSTEM</title><date>1997-09-19</date><risdate>1997</risdate><abstract>PROBLEM TO BE SOLVED: To check the error of a processor at an interface spot without affecting the processor performance by providing a specific table means and also a means which receives a message from a peripheral device and decides whether the access should be permitted to a memory means based on the received message. SOLUTION: The routers 14A and 14B are connected to the subprocessor systems 10A and 10B, and the I/O packets 16A and 16B are connected to the routers 14A and 14B respectively. This device of such a constitution has a table means which includes plural entries to discriminate permission of the access to a part of a memory means against one of its peripheral devices. Therefore, the message packet sent via an I/O has the information on the originator and the destination. Then a receiving CPU refers to the external source that is permitted to access its memory via an access propriety check and a conversion (AVT) table and checks whether the access is permitted or not.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JPH09244960A |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | FAIL-FIRST, FAIL-FUNCTIONAL AND FAULT TOLERANT MULTIPROCESSOR SYSTEM |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T13%3A30%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=POORU%20ENU%20HINTEITSUKA&rft.date=1997-09-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH09244960A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |