HIGH IMPEDANCE CONTROL CIRCUIT

HIGH IMPEDANCE CONTROL CIRCUIT

PURPOSE: To provide a high impedance circuit for preventing circuit malfunctions based on transition time until a high impedance state is state-established by a pull-up/pull-down resistor in a digital circuit. CONSTITUTION: In the digital circuit provided with an output part 2 whose output side is c...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WATANABE HIROAKI, YAMAGUCHI SEIICHI, SUZUKI SHIYUUSAKU
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator WATANABE HIROAKI
YAMAGUCHI SEIICHI
SUZUKI SHIYUUSAKU
description PURPOSE: To provide a high impedance circuit for preventing circuit malfunctions based on transition time until a high impedance state is state-established by a pull-up/pull-down resistor in a digital circuit. CONSTITUTION: In the digital circuit provided with an output part 2 whose output side is connected to a signal line 1 and a signal processing part 3 whose input side is connected to the signal line 1 in which the signal line 1 is turned to a high impedance state at the time of the non-output of the output part 2 and logic in the signal line 1 is established by the pull-up/pull-down resistor 4 connected to the signal line 1, a compensation time counting part 5 is provided; the time longer than the transition time after the output part 2 is turned to a non-output state until the logic of the signal line 1 is established is counted and the logic state of input signals in the signal processing part 3 is decided by the output of signals for indicating the end of counting in the compensation time counting part 5.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH0918324A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH0918324A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH0918324A3</originalsourceid><addsrcrecordid>eNrjZJDz8HT3UPD0DXB1cfRzdlVw9vcLCfL3UXD2DHIO9QzhYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxXgEeBpaGFsZGJo7GRCgBAG5WIRU</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>HIGH IMPEDANCE CONTROL CIRCUIT</title><source>esp@cenet</source><creator>WATANABE HIROAKI ; YAMAGUCHI SEIICHI ; SUZUKI SHIYUUSAKU</creator><creatorcontrib>WATANABE HIROAKI ; YAMAGUCHI SEIICHI ; SUZUKI SHIYUUSAKU</creatorcontrib><description>PURPOSE: To provide a high impedance circuit for preventing circuit malfunctions based on transition time until a high impedance state is state-established by a pull-up/pull-down resistor in a digital circuit. CONSTITUTION: In the digital circuit provided with an output part 2 whose output side is connected to a signal line 1 and a signal processing part 3 whose input side is connected to the signal line 1 in which the signal line 1 is turned to a high impedance state at the time of the non-output of the output part 2 and logic in the signal line 1 is established by the pull-up/pull-down resistor 4 connected to the signal line 1, a compensation time counting part 5 is provided; the time longer than the transition time after the output part 2 is turned to a non-output state until the logic of the signal line 1 is established is counted and the logic state of input signals in the signal processing part 3 is decided by the output of signals for indicating the end of counting in the compensation time counting part 5.</description><edition>6</edition><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>1997</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19970117&amp;DB=EPODOC&amp;CC=JP&amp;NR=H0918324A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19970117&amp;DB=EPODOC&amp;CC=JP&amp;NR=H0918324A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WATANABE HIROAKI</creatorcontrib><creatorcontrib>YAMAGUCHI SEIICHI</creatorcontrib><creatorcontrib>SUZUKI SHIYUUSAKU</creatorcontrib><title>HIGH IMPEDANCE CONTROL CIRCUIT</title><description>PURPOSE: To provide a high impedance circuit for preventing circuit malfunctions based on transition time until a high impedance state is state-established by a pull-up/pull-down resistor in a digital circuit. CONSTITUTION: In the digital circuit provided with an output part 2 whose output side is connected to a signal line 1 and a signal processing part 3 whose input side is connected to the signal line 1 in which the signal line 1 is turned to a high impedance state at the time of the non-output of the output part 2 and logic in the signal line 1 is established by the pull-up/pull-down resistor 4 connected to the signal line 1, a compensation time counting part 5 is provided; the time longer than the transition time after the output part 2 is turned to a non-output state until the logic of the signal line 1 is established is counted and the logic state of input signals in the signal processing part 3 is decided by the output of signals for indicating the end of counting in the compensation time counting part 5.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1997</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJDz8HT3UPD0DXB1cfRzdlVw9vcLCfL3UXD2DHIO9QzhYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxXgEeBpaGFsZGJo7GRCgBAG5WIRU</recordid><startdate>19970117</startdate><enddate>19970117</enddate><creator>WATANABE HIROAKI</creator><creator>YAMAGUCHI SEIICHI</creator><creator>SUZUKI SHIYUUSAKU</creator><scope>EVB</scope></search><sort><creationdate>19970117</creationdate><title>HIGH IMPEDANCE CONTROL CIRCUIT</title><author>WATANABE HIROAKI ; YAMAGUCHI SEIICHI ; SUZUKI SHIYUUSAKU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH0918324A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1997</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>WATANABE HIROAKI</creatorcontrib><creatorcontrib>YAMAGUCHI SEIICHI</creatorcontrib><creatorcontrib>SUZUKI SHIYUUSAKU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WATANABE HIROAKI</au><au>YAMAGUCHI SEIICHI</au><au>SUZUKI SHIYUUSAKU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>HIGH IMPEDANCE CONTROL CIRCUIT</title><date>1997-01-17</date><risdate>1997</risdate><abstract>PURPOSE: To provide a high impedance circuit for preventing circuit malfunctions based on transition time until a high impedance state is state-established by a pull-up/pull-down resistor in a digital circuit. CONSTITUTION: In the digital circuit provided with an output part 2 whose output side is connected to a signal line 1 and a signal processing part 3 whose input side is connected to the signal line 1 in which the signal line 1 is turned to a high impedance state at the time of the non-output of the output part 2 and logic in the signal line 1 is established by the pull-up/pull-down resistor 4 connected to the signal line 1, a compensation time counting part 5 is provided; the time longer than the transition time after the output part 2 is turned to a non-output state until the logic of the signal line 1 is established is counted and the logic state of input signals in the signal processing part 3 is decided by the output of signals for indicating the end of counting in the compensation time counting part 5.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH0918324A
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
title HIGH IMPEDANCE CONTROL CIRCUIT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-13T23%3A34%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WATANABE%20HIROAKI&rft.date=1997-01-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH0918324A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true