INPUT/OUTPUT BUFFER DEVICE AND MANAGEMENT METHOD THEREFOR

PROBLEM TO BE SOLVED: To improve the memory transfer performance by performing control so that data regarding DMA transfer are not held unnecessarily. SOLUTION: A block end detecting circuit 150 detects the final data of a block at the time of DMA transfer and blocks in an input/output buffer device...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: TSUTSUMI YASUNORI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TSUTSUMI YASUNORI
description PROBLEM TO BE SOLVED: To improve the memory transfer performance by performing control so that data regarding DMA transfer are not held unnecessarily. SOLUTION: A block end detecting circuit 150 detects the final data of a block at the time of DMA transfer and blocks in an input/output buffer devices are invalidated through a control circuit 110, so blocks having small possibility of reuse are not left in the input/output buffer device 100, and can be released early. Further, a DMA end detecting circuit 170 detects data being the tail data of the DMA transfer and then blocks in the input/output buffer device 100 are invalidated through the control circuit 110, so even when a block is not accessed up to the final data, the input/output buffer device 100 can be made ineffective at the end of the DMA transfer. Therefore, the device is invalidated for every used block, so the blocks can be released at early stage and the device can effectively be utilized.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH09160863A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH09160863A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH09160863A3</originalsourceid><addsrcrecordid>eNrjZLD09AsIDdH3Dw0BUgpOoW5urkEKLq5hns6uCo5-Lgq-jn6O7q6-rn4hCr6uIR7-LgohHq5Brm7-QTwMrGmJOcWpvFCam0HRzTXE2UM3tSA_PrW4IDE5NS-1JN4rwMPA0tDMwMLM2NGYGDUAncopDg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INPUT/OUTPUT BUFFER DEVICE AND MANAGEMENT METHOD THEREFOR</title><source>esp@cenet</source><creator>TSUTSUMI YASUNORI</creator><creatorcontrib>TSUTSUMI YASUNORI</creatorcontrib><description>PROBLEM TO BE SOLVED: To improve the memory transfer performance by performing control so that data regarding DMA transfer are not held unnecessarily. SOLUTION: A block end detecting circuit 150 detects the final data of a block at the time of DMA transfer and blocks in an input/output buffer devices are invalidated through a control circuit 110, so blocks having small possibility of reuse are not left in the input/output buffer device 100, and can be released early. Further, a DMA end detecting circuit 170 detects data being the tail data of the DMA transfer and then blocks in the input/output buffer device 100 are invalidated through the control circuit 110, so even when a block is not accessed up to the final data, the input/output buffer device 100 can be made ineffective at the end of the DMA transfer. Therefore, the device is invalidated for every used block, so the blocks can be released at early stage and the device can effectively be utilized.</description><edition>6</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1997</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19970620&amp;DB=EPODOC&amp;CC=JP&amp;NR=H09160863A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19970620&amp;DB=EPODOC&amp;CC=JP&amp;NR=H09160863A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TSUTSUMI YASUNORI</creatorcontrib><title>INPUT/OUTPUT BUFFER DEVICE AND MANAGEMENT METHOD THEREFOR</title><description>PROBLEM TO BE SOLVED: To improve the memory transfer performance by performing control so that data regarding DMA transfer are not held unnecessarily. SOLUTION: A block end detecting circuit 150 detects the final data of a block at the time of DMA transfer and blocks in an input/output buffer devices are invalidated through a control circuit 110, so blocks having small possibility of reuse are not left in the input/output buffer device 100, and can be released early. Further, a DMA end detecting circuit 170 detects data being the tail data of the DMA transfer and then blocks in the input/output buffer device 100 are invalidated through the control circuit 110, so even when a block is not accessed up to the final data, the input/output buffer device 100 can be made ineffective at the end of the DMA transfer. Therefore, the device is invalidated for every used block, so the blocks can be released at early stage and the device can effectively be utilized.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1997</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD09AsIDdH3Dw0BUgpOoW5urkEKLq5hns6uCo5-Lgq-jn6O7q6-rn4hCr6uIR7-LgohHq5Brm7-QTwMrGmJOcWpvFCam0HRzTXE2UM3tSA_PrW4IDE5NS-1JN4rwMPA0tDMwMLM2NGYGDUAncopDg</recordid><startdate>19970620</startdate><enddate>19970620</enddate><creator>TSUTSUMI YASUNORI</creator><scope>EVB</scope></search><sort><creationdate>19970620</creationdate><title>INPUT/OUTPUT BUFFER DEVICE AND MANAGEMENT METHOD THEREFOR</title><author>TSUTSUMI YASUNORI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH09160863A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1997</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>TSUTSUMI YASUNORI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TSUTSUMI YASUNORI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INPUT/OUTPUT BUFFER DEVICE AND MANAGEMENT METHOD THEREFOR</title><date>1997-06-20</date><risdate>1997</risdate><abstract>PROBLEM TO BE SOLVED: To improve the memory transfer performance by performing control so that data regarding DMA transfer are not held unnecessarily. SOLUTION: A block end detecting circuit 150 detects the final data of a block at the time of DMA transfer and blocks in an input/output buffer devices are invalidated through a control circuit 110, so blocks having small possibility of reuse are not left in the input/output buffer device 100, and can be released early. Further, a DMA end detecting circuit 170 detects data being the tail data of the DMA transfer and then blocks in the input/output buffer device 100 are invalidated through the control circuit 110, so even when a block is not accessed up to the final data, the input/output buffer device 100 can be made ineffective at the end of the DMA transfer. Therefore, the device is invalidated for every used block, so the blocks can be released at early stage and the device can effectively be utilized.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH09160863A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title INPUT/OUTPUT BUFFER DEVICE AND MANAGEMENT METHOD THEREFOR
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T11%3A34%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TSUTSUMI%20YASUNORI&rft.date=1997-06-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH09160863A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true