MANUFACTURE OF SUPERSELF-ALIGNED VERTICAL BIPOLAR TRANSISTOR

PURPOSE: To realize up/down motion mode by isolating an active region through the use of a simple photolithography and eliminating the trench isolation step which causes lowering of the extent of integration and deterioration of the element thereby obtaining a super self-aligned vertical structure o...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: RI SHIYUUMIN, KAN TAIGEN, RI SEIHAAN, KIYOU CHINEI, CHIYOU TOKUKOU, REN HEIRETSU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator RI SHIYUUMIN
KAN TAIGEN
RI SEIHAAN
KIYOU CHINEI
CHIYOU TOKUKOU
REN HEIRETSU
description PURPOSE: To realize up/down motion mode by isolating an active region through the use of a simple photolithography and eliminating the trench isolation step which causes lowering of the extent of integration and deterioration of the element thereby obtaining a super self-aligned vertical structure of emitter, base and collector regions. CONSTITUTION: Trench isolation step is eliminated by isolating an active region through the use of simple photolithography thus simplifying the process and improving the extent of integration. Since the emitter, base and collector regions 34, 32, 31 have self-aligned vertical structure, an up/down motion mode can be realized. Size of the element and the parasitic capacitance between a subcollector and board can be reduced by removing the unnecessary region of an isolation film and an insulation defining the active region. Furthermore, an ultrathin film base and an interconnect polysilicon layer are grown entirely in a SEG, thickness of the insulation layer is limited and since thin films 23, 24, 25, 26 are utilized, parasitic capacitance between metal interconnections is reduced.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH08186122A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH08186122A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH08186122A3</originalsourceid><addsrcrecordid>eNrjZLDxdfQLdXN0DgkNclXwd1MIDg1wDQp29XHTdfTxdPdzdVEIcw0K8XR29FFw8gzw93EMUggJcvQL9gwO8Q_iYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxXgEeBhaGFmaGRkaOxsSoAQAzTSoj</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MANUFACTURE OF SUPERSELF-ALIGNED VERTICAL BIPOLAR TRANSISTOR</title><source>esp@cenet</source><creator>RI SHIYUUMIN ; KAN TAIGEN ; RI SEIHAAN ; KIYOU CHINEI ; CHIYOU TOKUKOU ; REN HEIRETSU</creator><creatorcontrib>RI SHIYUUMIN ; KAN TAIGEN ; RI SEIHAAN ; KIYOU CHINEI ; CHIYOU TOKUKOU ; REN HEIRETSU</creatorcontrib><description>PURPOSE: To realize up/down motion mode by isolating an active region through the use of a simple photolithography and eliminating the trench isolation step which causes lowering of the extent of integration and deterioration of the element thereby obtaining a super self-aligned vertical structure of emitter, base and collector regions. CONSTITUTION: Trench isolation step is eliminated by isolating an active region through the use of simple photolithography thus simplifying the process and improving the extent of integration. Since the emitter, base and collector regions 34, 32, 31 have self-aligned vertical structure, an up/down motion mode can be realized. Size of the element and the parasitic capacitance between a subcollector and board can be reduced by removing the unnecessary region of an isolation film and an insulation defining the active region. Furthermore, an ultrathin film base and an interconnect polysilicon layer are grown entirely in a SEG, thickness of the insulation layer is limited and since thin films 23, 24, 25, 26 are utilized, parasitic capacitance between metal interconnections is reduced.</description><edition>6</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1996</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19960716&amp;DB=EPODOC&amp;CC=JP&amp;NR=H08186122A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19960716&amp;DB=EPODOC&amp;CC=JP&amp;NR=H08186122A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>RI SHIYUUMIN</creatorcontrib><creatorcontrib>KAN TAIGEN</creatorcontrib><creatorcontrib>RI SEIHAAN</creatorcontrib><creatorcontrib>KIYOU CHINEI</creatorcontrib><creatorcontrib>CHIYOU TOKUKOU</creatorcontrib><creatorcontrib>REN HEIRETSU</creatorcontrib><title>MANUFACTURE OF SUPERSELF-ALIGNED VERTICAL BIPOLAR TRANSISTOR</title><description>PURPOSE: To realize up/down motion mode by isolating an active region through the use of a simple photolithography and eliminating the trench isolation step which causes lowering of the extent of integration and deterioration of the element thereby obtaining a super self-aligned vertical structure of emitter, base and collector regions. CONSTITUTION: Trench isolation step is eliminated by isolating an active region through the use of simple photolithography thus simplifying the process and improving the extent of integration. Since the emitter, base and collector regions 34, 32, 31 have self-aligned vertical structure, an up/down motion mode can be realized. Size of the element and the parasitic capacitance between a subcollector and board can be reduced by removing the unnecessary region of an isolation film and an insulation defining the active region. Furthermore, an ultrathin film base and an interconnect polysilicon layer are grown entirely in a SEG, thickness of the insulation layer is limited and since thin films 23, 24, 25, 26 are utilized, parasitic capacitance between metal interconnections is reduced.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1996</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDxdfQLdXN0DgkNclXwd1MIDg1wDQp29XHTdfTxdPdzdVEIcw0K8XR29FFw8gzw93EMUggJcvQL9gwO8Q_iYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxXgEeBhaGFmaGRkaOxsSoAQAzTSoj</recordid><startdate>19960716</startdate><enddate>19960716</enddate><creator>RI SHIYUUMIN</creator><creator>KAN TAIGEN</creator><creator>RI SEIHAAN</creator><creator>KIYOU CHINEI</creator><creator>CHIYOU TOKUKOU</creator><creator>REN HEIRETSU</creator><scope>EVB</scope></search><sort><creationdate>19960716</creationdate><title>MANUFACTURE OF SUPERSELF-ALIGNED VERTICAL BIPOLAR TRANSISTOR</title><author>RI SHIYUUMIN ; KAN TAIGEN ; RI SEIHAAN ; KIYOU CHINEI ; CHIYOU TOKUKOU ; REN HEIRETSU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH08186122A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1996</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>RI SHIYUUMIN</creatorcontrib><creatorcontrib>KAN TAIGEN</creatorcontrib><creatorcontrib>RI SEIHAAN</creatorcontrib><creatorcontrib>KIYOU CHINEI</creatorcontrib><creatorcontrib>CHIYOU TOKUKOU</creatorcontrib><creatorcontrib>REN HEIRETSU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>RI SHIYUUMIN</au><au>KAN TAIGEN</au><au>RI SEIHAAN</au><au>KIYOU CHINEI</au><au>CHIYOU TOKUKOU</au><au>REN HEIRETSU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MANUFACTURE OF SUPERSELF-ALIGNED VERTICAL BIPOLAR TRANSISTOR</title><date>1996-07-16</date><risdate>1996</risdate><abstract>PURPOSE: To realize up/down motion mode by isolating an active region through the use of a simple photolithography and eliminating the trench isolation step which causes lowering of the extent of integration and deterioration of the element thereby obtaining a super self-aligned vertical structure of emitter, base and collector regions. CONSTITUTION: Trench isolation step is eliminated by isolating an active region through the use of simple photolithography thus simplifying the process and improving the extent of integration. Since the emitter, base and collector regions 34, 32, 31 have self-aligned vertical structure, an up/down motion mode can be realized. Size of the element and the parasitic capacitance between a subcollector and board can be reduced by removing the unnecessary region of an isolation film and an insulation defining the active region. Furthermore, an ultrathin film base and an interconnect polysilicon layer are grown entirely in a SEG, thickness of the insulation layer is limited and since thin films 23, 24, 25, 26 are utilized, parasitic capacitance between metal interconnections is reduced.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH08186122A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title MANUFACTURE OF SUPERSELF-ALIGNED VERTICAL BIPOLAR TRANSISTOR
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-06T05%3A57%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=RI%20SHIYUUMIN&rft.date=1996-07-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH08186122A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true