WIRE HARNESS LAYING METHOD AND JIG FOR THE SAME

PURPOSE:To form a wire harness in which electric wires for vital circuitry are located in the center of other wires for ordinary circuit. CONSTITUTION:Using a wire laying jig 10, electric wires W for ordinary circuit(s) are laid parallel in the horizontal direction Y. A stickly sheet 12 is affixed t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: NISHI YOSHINOBU, HORIKAWA AYAKO, NAKAZAWA YAEKO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator NISHI YOSHINOBU
HORIKAWA AYAKO
NAKAZAWA YAEKO
description PURPOSE:To form a wire harness in which electric wires for vital circuitry are located in the center of other wires for ordinary circuit. CONSTITUTION:Using a wire laying jig 10, electric wires W for ordinary circuit(s) are laid parallel in the horizontal direction Y. A stickly sheet 12 is affixed to the oversurface or undersurface of these wires laid down parallel so that they are held in place. Then other electric wires W-S for vital circuitry are laid in the center of these wires for ordinary circuit(s), and these W fastened by the sticky sheet are removed and enwrapped on the periphery of the other for vital circuitry. Finally fast fixation is generated so that this enwrapped condition is maintained by the use of the sticky sheet or any pressure-sensitive adhesive tape 13 provided separately.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH07211166A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH07211166A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH07211166A3</originalsourceid><addsrcrecordid>eNrjZNAP9wxyVfBwDPJzDQ5W8HGM9PRzV_B1DfHwd1Fw9HNR8PJ0V3DzD1II8XBVCHb0deVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR4G5kaGhoZmZo7GxKgBANwbJbM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>WIRE HARNESS LAYING METHOD AND JIG FOR THE SAME</title><source>esp@cenet</source><creator>NISHI YOSHINOBU ; HORIKAWA AYAKO ; NAKAZAWA YAEKO</creator><creatorcontrib>NISHI YOSHINOBU ; HORIKAWA AYAKO ; NAKAZAWA YAEKO</creatorcontrib><description>PURPOSE:To form a wire harness in which electric wires for vital circuitry are located in the center of other wires for ordinary circuit. CONSTITUTION:Using a wire laying jig 10, electric wires W for ordinary circuit(s) are laid parallel in the horizontal direction Y. A stickly sheet 12 is affixed to the oversurface or undersurface of these wires laid down parallel so that they are held in place. Then other electric wires W-S for vital circuitry are laid in the center of these wires for ordinary circuit(s), and these W fastened by the sticky sheet are removed and enwrapped on the periphery of the other for vital circuitry. Finally fast fixation is generated so that this enwrapped condition is maintained by the use of the sticky sheet or any pressure-sensitive adhesive tape 13 provided separately.</description><edition>6</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CABLES ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; CONDUCTORS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INSULATORS ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS ; SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING ORDIELECTRIC PROPERTIES</subject><creationdate>1995</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19950811&amp;DB=EPODOC&amp;CC=JP&amp;NR=H07211166A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19950811&amp;DB=EPODOC&amp;CC=JP&amp;NR=H07211166A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NISHI YOSHINOBU</creatorcontrib><creatorcontrib>HORIKAWA AYAKO</creatorcontrib><creatorcontrib>NAKAZAWA YAEKO</creatorcontrib><title>WIRE HARNESS LAYING METHOD AND JIG FOR THE SAME</title><description>PURPOSE:To form a wire harness in which electric wires for vital circuitry are located in the center of other wires for ordinary circuit. CONSTITUTION:Using a wire laying jig 10, electric wires W for ordinary circuit(s) are laid parallel in the horizontal direction Y. A stickly sheet 12 is affixed to the oversurface or undersurface of these wires laid down parallel so that they are held in place. Then other electric wires W-S for vital circuitry are laid in the center of these wires for ordinary circuit(s), and these W fastened by the sticky sheet are removed and enwrapped on the periphery of the other for vital circuitry. Finally fast fixation is generated so that this enwrapped condition is maintained by the use of the sticky sheet or any pressure-sensitive adhesive tape 13 provided separately.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CABLES</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>CONDUCTORS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INSULATORS</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><subject>SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING ORDIELECTRIC PROPERTIES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1995</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAP9wxyVfBwDPJzDQ5W8HGM9PRzV_B1DfHwd1Fw9HNR8PJ0V3DzD1II8XBVCHb0deVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR4G5kaGhoZmZo7GxKgBANwbJbM</recordid><startdate>19950811</startdate><enddate>19950811</enddate><creator>NISHI YOSHINOBU</creator><creator>HORIKAWA AYAKO</creator><creator>NAKAZAWA YAEKO</creator><scope>EVB</scope></search><sort><creationdate>19950811</creationdate><title>WIRE HARNESS LAYING METHOD AND JIG FOR THE SAME</title><author>NISHI YOSHINOBU ; HORIKAWA AYAKO ; NAKAZAWA YAEKO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH07211166A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1995</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CABLES</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>CONDUCTORS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INSULATORS</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><topic>SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING ORDIELECTRIC PROPERTIES</topic><toplevel>online_resources</toplevel><creatorcontrib>NISHI YOSHINOBU</creatorcontrib><creatorcontrib>HORIKAWA AYAKO</creatorcontrib><creatorcontrib>NAKAZAWA YAEKO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NISHI YOSHINOBU</au><au>HORIKAWA AYAKO</au><au>NAKAZAWA YAEKO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>WIRE HARNESS LAYING METHOD AND JIG FOR THE SAME</title><date>1995-08-11</date><risdate>1995</risdate><abstract>PURPOSE:To form a wire harness in which electric wires for vital circuitry are located in the center of other wires for ordinary circuit. CONSTITUTION:Using a wire laying jig 10, electric wires W for ordinary circuit(s) are laid parallel in the horizontal direction Y. A stickly sheet 12 is affixed to the oversurface or undersurface of these wires laid down parallel so that they are held in place. Then other electric wires W-S for vital circuitry are laid in the center of these wires for ordinary circuit(s), and these W fastened by the sticky sheet are removed and enwrapped on the periphery of the other for vital circuitry. Finally fast fixation is generated so that this enwrapped condition is maintained by the use of the sticky sheet or any pressure-sensitive adhesive tape 13 provided separately.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH07211166A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
CABLES
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
CONDUCTORS
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
INSULATORS
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING ORDIELECTRIC PROPERTIES
title WIRE HARNESS LAYING METHOD AND JIG FOR THE SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-10T21%3A38%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NISHI%20YOSHINOBU&rft.date=1995-08-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH07211166A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true