MANUFACTURE OF SOLID-STATE IMAGE SENSING DEVICE

PURPOSE:To reduce the dangling bonds of silicon in the interface between silicon and an oxide film, by forming a second gate insulation film through a vapor growth method (a CVD method). CONSTITUTION:Into the surface of an n-type silicon substrate 1, boron is injected, and by the heating thereof, a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: MINAMI KAZUMA
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MINAMI KAZUMA
description PURPOSE:To reduce the dangling bonds of silicon in the interface between silicon and an oxide film, by forming a second gate insulation film through a vapor growth method (a CVD method). CONSTITUTION:Into the surface of an n-type silicon substrate 1, boron is injected, and by the heating thereof, a p-type well layer 2 is formed. Then, while photoresists are used as masks, p-type and n-type well layers 3, 4 are formed in succession by the injections of p-type and n-type impurity ions, and thereafter, an n-type region is formed by the injection of an n-type impurity ion. Subsequently, by a CVD method, a first gate oxide film 6 and a first polycrystalline silicon film are formed, and thereafter, by the patterning of the first polycrystalline silicon film after a predetermined shape, a first charge transfer electrode 7 is formed. Then, while the electrode 7 is used as a mask, the first gate oxide film 6 is removed, and thereafter, a second gate oxide film 9 is formed thereon by a CVD method. Since the second gate oxide film 9 is formed by the CVD method, stresses are made small in comparison with conventional ones wherein nitride films are used, and in its turn, the dangling bonds of silicon can be reduced.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH07106543A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH07106543A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH07106543A3</originalsourceid><addsrcrecordid>eNrjZND3dfQLdXN0DgkNclXwd1MI9vfxdNENDnEMcVXw9HV0d1UIdvUL9vRzV3BxDfN0duVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR4G5oYGZqYmxo7GxKgBAABPJg8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MANUFACTURE OF SOLID-STATE IMAGE SENSING DEVICE</title><source>esp@cenet</source><creator>MINAMI KAZUMA</creator><creatorcontrib>MINAMI KAZUMA</creatorcontrib><description>PURPOSE:To reduce the dangling bonds of silicon in the interface between silicon and an oxide film, by forming a second gate insulation film through a vapor growth method (a CVD method). CONSTITUTION:Into the surface of an n-type silicon substrate 1, boron is injected, and by the heating thereof, a p-type well layer 2 is formed. Then, while photoresists are used as masks, p-type and n-type well layers 3, 4 are formed in succession by the injections of p-type and n-type impurity ions, and thereafter, an n-type region is formed by the injection of an n-type impurity ion. Subsequently, by a CVD method, a first gate oxide film 6 and a first polycrystalline silicon film are formed, and thereafter, by the patterning of the first polycrystalline silicon film after a predetermined shape, a first charge transfer electrode 7 is formed. Then, while the electrode 7 is used as a mask, the first gate oxide film 6 is removed, and thereafter, a second gate oxide film 9 is formed thereon by a CVD method. Since the second gate oxide film 9 is formed by the CVD method, stresses are made small in comparison with conventional ones wherein nitride films are used, and in its turn, the dangling bonds of silicon can be reduced.</description><edition>6</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1995</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19950421&amp;DB=EPODOC&amp;CC=JP&amp;NR=H07106543A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19950421&amp;DB=EPODOC&amp;CC=JP&amp;NR=H07106543A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MINAMI KAZUMA</creatorcontrib><title>MANUFACTURE OF SOLID-STATE IMAGE SENSING DEVICE</title><description>PURPOSE:To reduce the dangling bonds of silicon in the interface between silicon and an oxide film, by forming a second gate insulation film through a vapor growth method (a CVD method). CONSTITUTION:Into the surface of an n-type silicon substrate 1, boron is injected, and by the heating thereof, a p-type well layer 2 is formed. Then, while photoresists are used as masks, p-type and n-type well layers 3, 4 are formed in succession by the injections of p-type and n-type impurity ions, and thereafter, an n-type region is formed by the injection of an n-type impurity ion. Subsequently, by a CVD method, a first gate oxide film 6 and a first polycrystalline silicon film are formed, and thereafter, by the patterning of the first polycrystalline silicon film after a predetermined shape, a first charge transfer electrode 7 is formed. Then, while the electrode 7 is used as a mask, the first gate oxide film 6 is removed, and thereafter, a second gate oxide film 9 is formed thereon by a CVD method. Since the second gate oxide film 9 is formed by the CVD method, stresses are made small in comparison with conventional ones wherein nitride films are used, and in its turn, the dangling bonds of silicon can be reduced.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1995</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZND3dfQLdXN0DgkNclXwd1MI9vfxdNENDnEMcVXw9HV0d1UIdvUL9vRzV3BxDfN0duVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR4G5oYGZqYmxo7GxKgBAABPJg8</recordid><startdate>19950421</startdate><enddate>19950421</enddate><creator>MINAMI KAZUMA</creator><scope>EVB</scope></search><sort><creationdate>19950421</creationdate><title>MANUFACTURE OF SOLID-STATE IMAGE SENSING DEVICE</title><author>MINAMI KAZUMA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH07106543A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1995</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>MINAMI KAZUMA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MINAMI KAZUMA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MANUFACTURE OF SOLID-STATE IMAGE SENSING DEVICE</title><date>1995-04-21</date><risdate>1995</risdate><abstract>PURPOSE:To reduce the dangling bonds of silicon in the interface between silicon and an oxide film, by forming a second gate insulation film through a vapor growth method (a CVD method). CONSTITUTION:Into the surface of an n-type silicon substrate 1, boron is injected, and by the heating thereof, a p-type well layer 2 is formed. Then, while photoresists are used as masks, p-type and n-type well layers 3, 4 are formed in succession by the injections of p-type and n-type impurity ions, and thereafter, an n-type region is formed by the injection of an n-type impurity ion. Subsequently, by a CVD method, a first gate oxide film 6 and a first polycrystalline silicon film are formed, and thereafter, by the patterning of the first polycrystalline silicon film after a predetermined shape, a first charge transfer electrode 7 is formed. Then, while the electrode 7 is used as a mask, the first gate oxide film 6 is removed, and thereafter, a second gate oxide film 9 is formed thereon by a CVD method. Since the second gate oxide film 9 is formed by the CVD method, stresses are made small in comparison with conventional ones wherein nitride films are used, and in its turn, the dangling bonds of silicon can be reduced.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH07106543A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title MANUFACTURE OF SOLID-STATE IMAGE SENSING DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-10T03%3A09%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MINAMI%20KAZUMA&rft.date=1995-04-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH07106543A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true