SAMPLING FREQUENCY CONVERTER
PURPOSE:To obtain a sampling frequency converter with simple circuit configuration and capable of reducing a noise due to re-sampling. CONSTITUTION:A clock generator 1 outputs a clock CLK1 of (n) times a first sampling frequency before conversion. An over-sampling signal generator 2 outputs over-sam...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | AZUMAGUCHI HISAAKI |
| description | PURPOSE:To obtain a sampling frequency converter with simple circuit configuration and capable of reducing a noise due to re-sampling. CONSTITUTION:A clock generator 1 outputs a clock CLK1 of (n) times a first sampling frequency before conversion. An over-sampling signal generator 2 outputs over-sampling data DS of (m) times the first sampling frequency from input digital voice data DI. A counter 3 counts the clock CLK1 for n/m times. An interpolator 4 operates interpolation data DM at every clock CLK1 based on the over-sampling data and the output value (x) of the counter 3. A re- sampler 5 performs the sampling of the interpolation data DM by a clock CLK2 of sampling frequency. Thereby, since the re-sampling of data equivalent to the one to which the sampling by the clock CLK1 is applied can be performed, digital voice data with high precision can be obtained. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH06338801A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH06338801A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH06338801A3</originalsourceid><addsrcrecordid>eNrjZJAJdvQN8PH0c1dwC3INDHX1c45UcPb3C3MNCnEN4mFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8V4BHgZmxsYWFgaGjsbEqAEAkLUhRA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SAMPLING FREQUENCY CONVERTER</title><source>esp@cenet</source><creator>AZUMAGUCHI HISAAKI</creator><creatorcontrib>AZUMAGUCHI HISAAKI</creatorcontrib><description>PURPOSE:To obtain a sampling frequency converter with simple circuit configuration and capable of reducing a noise due to re-sampling. CONSTITUTION:A clock generator 1 outputs a clock CLK1 of (n) times a first sampling frequency before conversion. An over-sampling signal generator 2 outputs over-sampling data DS of (m) times the first sampling frequency from input digital voice data DI. A counter 3 counts the clock CLK1 for n/m times. An interpolator 4 operates interpolation data DM at every clock CLK1 based on the over-sampling data and the output value (x) of the counter 3. A re- sampler 5 performs the sampling of the interpolation data DM by a clock CLK2 of sampling frequency. Thereby, since the re-sampling of data equivalent to the one to which the sampling by the clock CLK1 is applied can be performed, digital voice data with high precision can be obtained.</description><edition>5</edition><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CODE CONVERSION IN GENERAL ; CODING ; DECODING ; ELECTRICITY ; IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS ; RESONATORS</subject><creationdate>1994</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19941206&DB=EPODOC&CC=JP&NR=H06338801A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19941206&DB=EPODOC&CC=JP&NR=H06338801A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>AZUMAGUCHI HISAAKI</creatorcontrib><title>SAMPLING FREQUENCY CONVERTER</title><description>PURPOSE:To obtain a sampling frequency converter with simple circuit configuration and capable of reducing a noise due to re-sampling. CONSTITUTION:A clock generator 1 outputs a clock CLK1 of (n) times a first sampling frequency before conversion. An over-sampling signal generator 2 outputs over-sampling data DS of (m) times the first sampling frequency from input digital voice data DI. A counter 3 counts the clock CLK1 for n/m times. An interpolator 4 operates interpolation data DM at every clock CLK1 based on the over-sampling data and the output value (x) of the counter 3. A re- sampler 5 performs the sampling of the interpolation data DM by a clock CLK2 of sampling frequency. Thereby, since the re-sampling of data equivalent to the one to which the sampling by the clock CLK1 is applied can be performed, digital voice data with high precision can be obtained.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>DECODING</subject><subject>ELECTRICITY</subject><subject>IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS</subject><subject>RESONATORS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1994</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJAJdvQN8PH0c1dwC3INDHX1c45UcPb3C3MNCnEN4mFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8V4BHgZmxsYWFgaGjsbEqAEAkLUhRA</recordid><startdate>19941206</startdate><enddate>19941206</enddate><creator>AZUMAGUCHI HISAAKI</creator><scope>EVB</scope></search><sort><creationdate>19941206</creationdate><title>SAMPLING FREQUENCY CONVERTER</title><author>AZUMAGUCHI HISAAKI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH06338801A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1994</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>DECODING</topic><topic>ELECTRICITY</topic><topic>IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS</topic><topic>RESONATORS</topic><toplevel>online_resources</toplevel><creatorcontrib>AZUMAGUCHI HISAAKI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>AZUMAGUCHI HISAAKI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SAMPLING FREQUENCY CONVERTER</title><date>1994-12-06</date><risdate>1994</risdate><abstract>PURPOSE:To obtain a sampling frequency converter with simple circuit configuration and capable of reducing a noise due to re-sampling. CONSTITUTION:A clock generator 1 outputs a clock CLK1 of (n) times a first sampling frequency before conversion. An over-sampling signal generator 2 outputs over-sampling data DS of (m) times the first sampling frequency from input digital voice data DI. A counter 3 counts the clock CLK1 for n/m times. An interpolator 4 operates interpolation data DM at every clock CLK1 based on the over-sampling data and the output value (x) of the counter 3. A re- sampler 5 performs the sampling of the interpolation data DM by a clock CLK2 of sampling frequency. Thereby, since the re-sampling of data equivalent to the one to which the sampling by the clock CLK1 is applied can be performed, digital voice data with high precision can be obtained.</abstract><edition>5</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JPH06338801A |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY CODE CONVERSION IN GENERAL CODING DECODING ELECTRICITY IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS RESONATORS |
| title | SAMPLING FREQUENCY CONVERTER |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T05%3A18%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=AZUMAGUCHI%20HISAAKI&rft.date=1994-12-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH06338801A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |