DISPLAY SYSTEM CONTROL SYSTEM

PURPOSE:To prevent a display system from breaking down when the oscillation of a clock for dynamic driving stops in a display system control system which drives the display system dynamically. CONSTITUTION:The clock signal of a clock generating circuit 4 incorporated in a display system controller 1...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: HAYASHI DAISAKU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HAYASHI DAISAKU
description PURPOSE:To prevent a display system from breaking down when the oscillation of a clock for dynamic driving stops in a display system control system which drives the display system dynamically. CONSTITUTION:The clock signal of a clock generating circuit 4 incorporated in a display system controller 1 is led out of an output terminal 5 and inputted to a microprocessor unit 2 through an input terminal 6. The microprocessor unit 2 once detecting the clock signal stopping sends a control signal for turning OFF the output of the display system controller 1 to the display system 1 from the output terminal 7 of the microprocessor unit 2 to the input terminal 8 of the display system controller 1. Consequently, the output of the display system controller 1 is turned OFF. When the clock generating circuit 4 stops oscillation, the output of the display system controller 1 is turned OFF to prevent the display system 3 from breaking down.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH0546108A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH0546108A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH0546108A3</originalsourceid><addsrcrecordid>eNrjZJB18QwO8HGMVAiODA5x9VVw9vcLCfL3gXJ5GFjTEnOKU3mhNDeDgptriLOHbmpBfnxqcUFicmpeakm8V4CHgamJmaGBhaMxEUoAehAhNQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DISPLAY SYSTEM CONTROL SYSTEM</title><source>esp@cenet</source><creator>HAYASHI DAISAKU</creator><creatorcontrib>HAYASHI DAISAKU</creatorcontrib><description>PURPOSE:To prevent a display system from breaking down when the oscillation of a clock for dynamic driving stops in a display system control system which drives the display system dynamically. CONSTITUTION:The clock signal of a clock generating circuit 4 incorporated in a display system controller 1 is led out of an output terminal 5 and inputted to a microprocessor unit 2 through an input terminal 6. The microprocessor unit 2 once detecting the clock signal stopping sends a control signal for turning OFF the output of the display system controller 1 to the display system 1 from the output terminal 7 of the microprocessor unit 2 to the input terminal 8 of the display system controller 1. Consequently, the output of the display system controller 1 is turned OFF. When the clock generating circuit 4 stops oscillation, the output of the display system controller 1 is turned OFF to prevent the display system 3 from breaking down.</description><language>eng</language><subject>ADVERTISING ; ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION ; CALCULATING ; COMPUTING ; COUNTING ; CRYPTOGRAPHY ; DISPLAY ; EDUCATION ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS ; SEALS</subject><creationdate>1993</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19930226&amp;DB=EPODOC&amp;CC=JP&amp;NR=H0546108A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19930226&amp;DB=EPODOC&amp;CC=JP&amp;NR=H0546108A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HAYASHI DAISAKU</creatorcontrib><title>DISPLAY SYSTEM CONTROL SYSTEM</title><description>PURPOSE:To prevent a display system from breaking down when the oscillation of a clock for dynamic driving stops in a display system control system which drives the display system dynamically. CONSTITUTION:The clock signal of a clock generating circuit 4 incorporated in a display system controller 1 is led out of an output terminal 5 and inputted to a microprocessor unit 2 through an input terminal 6. The microprocessor unit 2 once detecting the clock signal stopping sends a control signal for turning OFF the output of the display system controller 1 to the display system 1 from the output terminal 7 of the microprocessor unit 2 to the input terminal 8 of the display system controller 1. Consequently, the output of the display system controller 1 is turned OFF. When the clock generating circuit 4 stops oscillation, the output of the display system controller 1 is turned OFF to prevent the display system 3 from breaking down.</description><subject>ADVERTISING</subject><subject>ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>CRYPTOGRAPHY</subject><subject>DISPLAY</subject><subject>EDUCATION</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><subject>SEALS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1993</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJB18QwO8HGMVAiODA5x9VVw9vcLCfL3gXJ5GFjTEnOKU3mhNDeDgptriLOHbmpBfnxqcUFicmpeakm8V4CHgamJmaGBhaMxEUoAehAhNQ</recordid><startdate>19930226</startdate><enddate>19930226</enddate><creator>HAYASHI DAISAKU</creator><scope>EVB</scope></search><sort><creationdate>19930226</creationdate><title>DISPLAY SYSTEM CONTROL SYSTEM</title><author>HAYASHI DAISAKU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH0546108A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1993</creationdate><topic>ADVERTISING</topic><topic>ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>CRYPTOGRAPHY</topic><topic>DISPLAY</topic><topic>EDUCATION</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><topic>SEALS</topic><toplevel>online_resources</toplevel><creatorcontrib>HAYASHI DAISAKU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HAYASHI DAISAKU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DISPLAY SYSTEM CONTROL SYSTEM</title><date>1993-02-26</date><risdate>1993</risdate><abstract>PURPOSE:To prevent a display system from breaking down when the oscillation of a clock for dynamic driving stops in a display system control system which drives the display system dynamically. CONSTITUTION:The clock signal of a clock generating circuit 4 incorporated in a display system controller 1 is led out of an output terminal 5 and inputted to a microprocessor unit 2 through an input terminal 6. The microprocessor unit 2 once detecting the clock signal stopping sends a control signal for turning OFF the output of the display system controller 1 to the display system 1 from the output terminal 7 of the microprocessor unit 2 to the input terminal 8 of the display system controller 1. Consequently, the output of the display system controller 1 is turned OFF. When the clock generating circuit 4 stops oscillation, the output of the display system controller 1 is turned OFF to prevent the display system 3 from breaking down.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH0546108A
source esp@cenet
subjects ADVERTISING
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION
CALCULATING
COMPUTING
COUNTING
CRYPTOGRAPHY
DISPLAY
EDUCATION
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
SEALS
title DISPLAY SYSTEM CONTROL SYSTEM
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T02%3A05%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HAYASHI%20DAISAKU&rft.date=1993-02-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH0546108A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true