JPH0542175B
A pseudo-random binary sequence generator comprises at least one shift register (S, T) arranged in a recirculating loop and having a plurality of logic gates (G) for logically combining the outputs of selected stages of the register to provide a pseudo-random sequence, and a multiplexer (M), having...
Gespeichert in:
| Hauptverfasser: | , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | BEEKAA HENRII JOOZEFU KUROZAA JERARUDO OFUREI DOON UIRUHERUMUSU MARUTEINUSU EDOWAADOSON SUTANREI MEIKINSON BOOSU RYUTSUKU EMIERU RUSHIAN BURENANDO PIITAA ROBAATO ERII SUTEFUAN BURAUN EDOMUNDO RAFUAERU |
| description | A pseudo-random binary sequence generator comprises at least one shift register (S, T) arranged in a recirculating loop and having a plurality of logic gates (G) for logically combining the outputs of selected stages of the register to provide a pseudo-random sequence, and a multiplexer (M), having a p data inputs and q address inputs all connected to selected shift register stages, and which selects at any instant one of the p data input bits in accordance with the q-bit address word to provide the generator output. The number s of logic gates is especially high and is related to the total number r of shift register stages (r > p + q) by the expression: 2>/=r . Some of the shift register stages of the or each shift register are connected to selected data inputs of the multiplexer and others of the stages of the same shift register are connected to selected address inputs of the multiplexer. Switches (SW1-SW4) are provided for regularly loading a reinitialisation word into the shift register(s), and this re-initialisation word can be formed by an arrangement (Fig. 4) which combines a control word with the frame count. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH0542175BB2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH0542175BB2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH0542175BB23</originalsourceid><addsrcrecordid>eNrjZOD2CvAwMDUxMjQ3deJhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFIOpyMjIlSBAB59Bw8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>JPH0542175B</title><source>esp@cenet</source><creator>BEEKAA HENRII JOOZEFU ; KUROZAA JERARUDO OFUREI ; DOON UIRUHERUMUSU MARUTEINUSU ; EDOWAADOSON SUTANREI MEIKINSON ; BOOSU RYUTSUKU EMIERU RUSHIAN ; BURENANDO PIITAA ROBAATO ; ERII SUTEFUAN ; BURAUN EDOMUNDO RAFUAERU</creator><creatorcontrib>BEEKAA HENRII JOOZEFU ; KUROZAA JERARUDO OFUREI ; DOON UIRUHERUMUSU MARUTEINUSU ; EDOWAADOSON SUTANREI MEIKINSON ; BOOSU RYUTSUKU EMIERU RUSHIAN ; BURENANDO PIITAA ROBAATO ; ERII SUTEFUAN ; BURAUN EDOMUNDO RAFUAERU</creatorcontrib><description>A pseudo-random binary sequence generator comprises at least one shift register (S, T) arranged in a recirculating loop and having a plurality of logic gates (G) for logically combining the outputs of selected stages of the register to provide a pseudo-random sequence, and a multiplexer (M), having a p data inputs and q address inputs all connected to selected shift register stages, and which selects at any instant one of the p data input bits in accordance with the q-bit address word to provide the generator output. The number s of logic gates is especially high and is related to the total number r of shift register stages (r > p + q) by the expression: 2>/=r . Some of the shift register stages of the or each shift register are connected to selected data inputs of the multiplexer and others of the stages of the same shift register are connected to selected address inputs of the multiplexer. Switches (SW1-SW4) are provided for regularly loading a reinitialisation word into the shift register(s), and this re-initialisation word can be formed by an arrangement (Fig. 4) which combines a control word with the frame count.</description><edition>5</edition><language>eng</language><subject>ADVERTISING ; BASIC ELECTRONIC CIRCUITRY ; CALCULATING ; CODING OR CIPHERING APPARATUS FOR CRYPTOGRAPHIC OR OTHERPURPOSES INVOLVING THE NEED FOR SECRECY ; COMPUTING ; COUNTING ; CRYPTOGRAPHY ; DISPLAY ; EDUCATION ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; PICTORIAL COMMUNICATION, e.g. TELEVISION ; PULSE TECHNIQUE ; SEALS</subject><creationdate>1993</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19930625&DB=EPODOC&CC=JP&NR=H0542175B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19930625&DB=EPODOC&CC=JP&NR=H0542175B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BEEKAA HENRII JOOZEFU</creatorcontrib><creatorcontrib>KUROZAA JERARUDO OFUREI</creatorcontrib><creatorcontrib>DOON UIRUHERUMUSU MARUTEINUSU</creatorcontrib><creatorcontrib>EDOWAADOSON SUTANREI MEIKINSON</creatorcontrib><creatorcontrib>BOOSU RYUTSUKU EMIERU RUSHIAN</creatorcontrib><creatorcontrib>BURENANDO PIITAA ROBAATO</creatorcontrib><creatorcontrib>ERII SUTEFUAN</creatorcontrib><creatorcontrib>BURAUN EDOMUNDO RAFUAERU</creatorcontrib><title>JPH0542175B</title><description>A pseudo-random binary sequence generator comprises at least one shift register (S, T) arranged in a recirculating loop and having a plurality of logic gates (G) for logically combining the outputs of selected stages of the register to provide a pseudo-random sequence, and a multiplexer (M), having a p data inputs and q address inputs all connected to selected shift register stages, and which selects at any instant one of the p data input bits in accordance with the q-bit address word to provide the generator output. The number s of logic gates is especially high and is related to the total number r of shift register stages (r > p + q) by the expression: 2>/=r . Some of the shift register stages of the or each shift register are connected to selected data inputs of the multiplexer and others of the stages of the same shift register are connected to selected address inputs of the multiplexer. Switches (SW1-SW4) are provided for regularly loading a reinitialisation word into the shift register(s), and this re-initialisation word can be formed by an arrangement (Fig. 4) which combines a control word with the frame count.</description><subject>ADVERTISING</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CALCULATING</subject><subject>CODING OR CIPHERING APPARATUS FOR CRYPTOGRAPHIC OR OTHERPURPOSES INVOLVING THE NEED FOR SECRECY</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>CRYPTOGRAPHY</subject><subject>DISPLAY</subject><subject>EDUCATION</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><subject>PULSE TECHNIQUE</subject><subject>SEALS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1993</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZOD2CvAwMDUxMjQ3deJhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFIOpyMjIlSBAB59Bw8</recordid><startdate>19930625</startdate><enddate>19930625</enddate><creator>BEEKAA HENRII JOOZEFU</creator><creator>KUROZAA JERARUDO OFUREI</creator><creator>DOON UIRUHERUMUSU MARUTEINUSU</creator><creator>EDOWAADOSON SUTANREI MEIKINSON</creator><creator>BOOSU RYUTSUKU EMIERU RUSHIAN</creator><creator>BURENANDO PIITAA ROBAATO</creator><creator>ERII SUTEFUAN</creator><creator>BURAUN EDOMUNDO RAFUAERU</creator><scope>EVB</scope></search><sort><creationdate>19930625</creationdate><title>JPH0542175B</title><author>BEEKAA HENRII JOOZEFU ; KUROZAA JERARUDO OFUREI ; DOON UIRUHERUMUSU MARUTEINUSU ; EDOWAADOSON SUTANREI MEIKINSON ; BOOSU RYUTSUKU EMIERU RUSHIAN ; BURENANDO PIITAA ROBAATO ; ERII SUTEFUAN ; BURAUN EDOMUNDO RAFUAERU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH0542175BB23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1993</creationdate><topic>ADVERTISING</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CALCULATING</topic><topic>CODING OR CIPHERING APPARATUS FOR CRYPTOGRAPHIC OR OTHERPURPOSES INVOLVING THE NEED FOR SECRECY</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>CRYPTOGRAPHY</topic><topic>DISPLAY</topic><topic>EDUCATION</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>PICTORIAL COMMUNICATION, e.g. TELEVISION</topic><topic>PULSE TECHNIQUE</topic><topic>SEALS</topic><toplevel>online_resources</toplevel><creatorcontrib>BEEKAA HENRII JOOZEFU</creatorcontrib><creatorcontrib>KUROZAA JERARUDO OFUREI</creatorcontrib><creatorcontrib>DOON UIRUHERUMUSU MARUTEINUSU</creatorcontrib><creatorcontrib>EDOWAADOSON SUTANREI MEIKINSON</creatorcontrib><creatorcontrib>BOOSU RYUTSUKU EMIERU RUSHIAN</creatorcontrib><creatorcontrib>BURENANDO PIITAA ROBAATO</creatorcontrib><creatorcontrib>ERII SUTEFUAN</creatorcontrib><creatorcontrib>BURAUN EDOMUNDO RAFUAERU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BEEKAA HENRII JOOZEFU</au><au>KUROZAA JERARUDO OFUREI</au><au>DOON UIRUHERUMUSU MARUTEINUSU</au><au>EDOWAADOSON SUTANREI MEIKINSON</au><au>BOOSU RYUTSUKU EMIERU RUSHIAN</au><au>BURENANDO PIITAA ROBAATO</au><au>ERII SUTEFUAN</au><au>BURAUN EDOMUNDO RAFUAERU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>JPH0542175B</title><date>1993-06-25</date><risdate>1993</risdate><abstract>A pseudo-random binary sequence generator comprises at least one shift register (S, T) arranged in a recirculating loop and having a plurality of logic gates (G) for logically combining the outputs of selected stages of the register to provide a pseudo-random sequence, and a multiplexer (M), having a p data inputs and q address inputs all connected to selected shift register stages, and which selects at any instant one of the p data input bits in accordance with the q-bit address word to provide the generator output. The number s of logic gates is especially high and is related to the total number r of shift register stages (r > p + q) by the expression: 2>/=r . Some of the shift register stages of the or each shift register are connected to selected data inputs of the multiplexer and others of the stages of the same shift register are connected to selected address inputs of the multiplexer. Switches (SW1-SW4) are provided for regularly loading a reinitialisation word into the shift register(s), and this re-initialisation word can be formed by an arrangement (Fig. 4) which combines a control word with the frame count.</abstract><edition>5</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JPH0542175BB2 |
| source | esp@cenet |
| subjects | ADVERTISING BASIC ELECTRONIC CIRCUITRY CALCULATING CODING OR CIPHERING APPARATUS FOR CRYPTOGRAPHIC OR OTHERPURPOSES INVOLVING THE NEED FOR SECRECY COMPUTING COUNTING CRYPTOGRAPHY DISPLAY EDUCATION ELECTRIC COMMUNICATION TECHNIQUE ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS PICTORIAL COMMUNICATION, e.g. TELEVISION PULSE TECHNIQUE SEALS |
| title | JPH0542175B |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T21%3A16%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BEEKAA%20HENRII%20JOOZEFU&rft.date=1993-06-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH0542175BB2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |