MEMORY CONTINUITY CIRCUIT

PURPOSE:To eliminate the deterioration of efficiency by starting reading from a place where an address in the boundary part of a data area is not an integral multiple of a memory array width. CONSTITUTION:A memory array whose access width with an external part is W is divided into the unit of a bank...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ISHIBASHI YUTAKA, SAKAMOTO HIDEKI, MARUYAMA MITSURU, MATSUSHITA SHIGEHIKO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ISHIBASHI YUTAKA
SAKAMOTO HIDEKI
MARUYAMA MITSURU
MATSUSHITA SHIGEHIKO
description PURPOSE:To eliminate the deterioration of efficiency by starting reading from a place where an address in the boundary part of a data area is not an integral multiple of a memory array width. CONSTITUTION:A memory array whose access width with an external part is W is divided into the unit of a bank, which can independently be accessed in an internal part and it is constituted to be the access width of the bank M=W/n(M:positive integer and n: positive integer). Then, the range of respective data areas is designated in area setting register groups 1-15 and a transfer start address as against the external part is designated in continuous address register groups 16-20. A transfer control circuit 10 discriminates the pattern of data rearrangement at the time of transferring respective data areas from an access address from the external part, the transfer start address of respective data areas and the lengths of respective data areas, and it controls rearrangement. For, continuously reading data from the data areas which are distributed in a data memory, reading is started from the place where the address of the boundary part in the data area is not the integer-fold of the memory array width. Thus, transfer efficiency improves.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH0430233A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH0430233A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH0430233A3</originalsourceid><addsrcrecordid>eNrjZJD0dfX1D4pUcPb3C_H0C_UMATI9g5yBDB4G1rTEnOJUXijNzaDg5hri7KGbWpAfn1pckJicmpdaEu8V4GFgYmxgZGzsaEyEEgD2yiAA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MEMORY CONTINUITY CIRCUIT</title><source>esp@cenet</source><creator>ISHIBASHI YUTAKA ; SAKAMOTO HIDEKI ; MARUYAMA MITSURU ; MATSUSHITA SHIGEHIKO</creator><creatorcontrib>ISHIBASHI YUTAKA ; SAKAMOTO HIDEKI ; MARUYAMA MITSURU ; MATSUSHITA SHIGEHIKO</creatorcontrib><description>PURPOSE:To eliminate the deterioration of efficiency by starting reading from a place where an address in the boundary part of a data area is not an integral multiple of a memory array width. CONSTITUTION:A memory array whose access width with an external part is W is divided into the unit of a bank, which can independently be accessed in an internal part and it is constituted to be the access width of the bank M=W/n(M:positive integer and n: positive integer). Then, the range of respective data areas is designated in area setting register groups 1-15 and a transfer start address as against the external part is designated in continuous address register groups 16-20. A transfer control circuit 10 discriminates the pattern of data rearrangement at the time of transferring respective data areas from an access address from the external part, the transfer start address of respective data areas and the lengths of respective data areas, and it controls rearrangement. For, continuously reading data from the data areas which are distributed in a data memory, reading is started from the place where the address of the boundary part in the data area is not the integer-fold of the memory array width. Thus, transfer efficiency improves.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1992</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19920203&amp;DB=EPODOC&amp;CC=JP&amp;NR=H0430233A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19920203&amp;DB=EPODOC&amp;CC=JP&amp;NR=H0430233A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ISHIBASHI YUTAKA</creatorcontrib><creatorcontrib>SAKAMOTO HIDEKI</creatorcontrib><creatorcontrib>MARUYAMA MITSURU</creatorcontrib><creatorcontrib>MATSUSHITA SHIGEHIKO</creatorcontrib><title>MEMORY CONTINUITY CIRCUIT</title><description>PURPOSE:To eliminate the deterioration of efficiency by starting reading from a place where an address in the boundary part of a data area is not an integral multiple of a memory array width. CONSTITUTION:A memory array whose access width with an external part is W is divided into the unit of a bank, which can independently be accessed in an internal part and it is constituted to be the access width of the bank M=W/n(M:positive integer and n: positive integer). Then, the range of respective data areas is designated in area setting register groups 1-15 and a transfer start address as against the external part is designated in continuous address register groups 16-20. A transfer control circuit 10 discriminates the pattern of data rearrangement at the time of transferring respective data areas from an access address from the external part, the transfer start address of respective data areas and the lengths of respective data areas, and it controls rearrangement. For, continuously reading data from the data areas which are distributed in a data memory, reading is started from the place where the address of the boundary part in the data area is not the integer-fold of the memory array width. Thus, transfer efficiency improves.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1992</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJD0dfX1D4pUcPb3C_H0C_UMATI9g5yBDB4G1rTEnOJUXijNzaDg5hri7KGbWpAfn1pckJicmpdaEu8V4GFgYmxgZGzsaEyEEgD2yiAA</recordid><startdate>19920203</startdate><enddate>19920203</enddate><creator>ISHIBASHI YUTAKA</creator><creator>SAKAMOTO HIDEKI</creator><creator>MARUYAMA MITSURU</creator><creator>MATSUSHITA SHIGEHIKO</creator><scope>EVB</scope></search><sort><creationdate>19920203</creationdate><title>MEMORY CONTINUITY CIRCUIT</title><author>ISHIBASHI YUTAKA ; SAKAMOTO HIDEKI ; MARUYAMA MITSURU ; MATSUSHITA SHIGEHIKO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH0430233A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1992</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>ISHIBASHI YUTAKA</creatorcontrib><creatorcontrib>SAKAMOTO HIDEKI</creatorcontrib><creatorcontrib>MARUYAMA MITSURU</creatorcontrib><creatorcontrib>MATSUSHITA SHIGEHIKO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ISHIBASHI YUTAKA</au><au>SAKAMOTO HIDEKI</au><au>MARUYAMA MITSURU</au><au>MATSUSHITA SHIGEHIKO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MEMORY CONTINUITY CIRCUIT</title><date>1992-02-03</date><risdate>1992</risdate><abstract>PURPOSE:To eliminate the deterioration of efficiency by starting reading from a place where an address in the boundary part of a data area is not an integral multiple of a memory array width. CONSTITUTION:A memory array whose access width with an external part is W is divided into the unit of a bank, which can independently be accessed in an internal part and it is constituted to be the access width of the bank M=W/n(M:positive integer and n: positive integer). Then, the range of respective data areas is designated in area setting register groups 1-15 and a transfer start address as against the external part is designated in continuous address register groups 16-20. A transfer control circuit 10 discriminates the pattern of data rearrangement at the time of transferring respective data areas from an access address from the external part, the transfer start address of respective data areas and the lengths of respective data areas, and it controls rearrangement. For, continuously reading data from the data areas which are distributed in a data memory, reading is started from the place where the address of the boundary part in the data area is not the integer-fold of the memory array width. Thus, transfer efficiency improves.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH0430233A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title MEMORY CONTINUITY CIRCUIT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-18T01%3A58%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ISHIBASHI%20YUTAKA&rft.date=1992-02-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH0430233A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true