SEMICONDUCTOR DEVICE
PURPOSE:To make the erroneous operation due to external noise to be hardly operated while cutting down the power consumption required for the maintenance of the normal state by a method wherein, during the normal operation time, the relative potentials similar to those of conventional semiconductor...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | KUME TORU |
description | PURPOSE:To make the erroneous operation due to external noise to be hardly operated while cutting down the power consumption required for the maintenance of the normal state by a method wherein, during the normal operation time, the relative potentials similar to those of conventional semiconductor device are maintained while during the emergency operation time, the threshold value voltages of respective transistors are raised higher than those in the normal operation time by setting up the potentials of respective power supply lines. CONSTITUTION:During the normal operation time, the substrate potential of a P-channel MOS transistor 5 and the potential of a high potential power supply VDD are equalized while the substrate potential of an N-channel MOS transistor and the potential of low potential power supply are equalized. On the other hand, during the emergency operation time, the substrate potential of the P- channel MOS transistor 5, the potential of high potential power supply VDD, the potential of low potential power supply, the substrate potential of the N- channel MOS transistor 6 are made to be set up in this order. Through these procedures, the threshold values can be enhanced thereby enabling the power consumption to be cut down. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH04125960A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH04125960A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH04125960A3</originalsourceid><addsrcrecordid>eNrjZBAJdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR4GJoZGppZmBo7GxKgBAIdkHuI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>KUME TORU</creator><creatorcontrib>KUME TORU</creatorcontrib><description>PURPOSE:To make the erroneous operation due to external noise to be hardly operated while cutting down the power consumption required for the maintenance of the normal state by a method wherein, during the normal operation time, the relative potentials similar to those of conventional semiconductor device are maintained while during the emergency operation time, the threshold value voltages of respective transistors are raised higher than those in the normal operation time by setting up the potentials of respective power supply lines. CONSTITUTION:During the normal operation time, the substrate potential of a P-channel MOS transistor 5 and the potential of a high potential power supply VDD are equalized while the substrate potential of an N-channel MOS transistor and the potential of low potential power supply are equalized. On the other hand, during the emergency operation time, the substrate potential of the P- channel MOS transistor 5, the potential of high potential power supply VDD, the potential of low potential power supply, the substrate potential of the N- channel MOS transistor 6 are made to be set up in this order. Through these procedures, the threshold values can be enhanced thereby enabling the power consumption to be cut down.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; SEMICONDUCTOR DEVICES ; STATIC STORES</subject><creationdate>1992</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19920427&DB=EPODOC&CC=JP&NR=H04125960A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19920427&DB=EPODOC&CC=JP&NR=H04125960A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KUME TORU</creatorcontrib><title>SEMICONDUCTOR DEVICE</title><description>PURPOSE:To make the erroneous operation due to external noise to be hardly operated while cutting down the power consumption required for the maintenance of the normal state by a method wherein, during the normal operation time, the relative potentials similar to those of conventional semiconductor device are maintained while during the emergency operation time, the threshold value voltages of respective transistors are raised higher than those in the normal operation time by setting up the potentials of respective power supply lines. CONSTITUTION:During the normal operation time, the substrate potential of a P-channel MOS transistor 5 and the potential of a high potential power supply VDD are equalized while the substrate potential of an N-channel MOS transistor and the potential of low potential power supply are equalized. On the other hand, during the emergency operation time, the substrate potential of the P- channel MOS transistor 5, the potential of high potential power supply VDD, the potential of low potential power supply, the substrate potential of the N- channel MOS transistor 6 are made to be set up in this order. Through these procedures, the threshold values can be enhanced thereby enabling the power consumption to be cut down.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1992</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBAJdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR4GJoZGppZmBo7GxKgBAIdkHuI</recordid><startdate>19920427</startdate><enddate>19920427</enddate><creator>KUME TORU</creator><scope>EVB</scope></search><sort><creationdate>19920427</creationdate><title>SEMICONDUCTOR DEVICE</title><author>KUME TORU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH04125960A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1992</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>KUME TORU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KUME TORU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE</title><date>1992-04-27</date><risdate>1992</risdate><abstract>PURPOSE:To make the erroneous operation due to external noise to be hardly operated while cutting down the power consumption required for the maintenance of the normal state by a method wherein, during the normal operation time, the relative potentials similar to those of conventional semiconductor device are maintained while during the emergency operation time, the threshold value voltages of respective transistors are raised higher than those in the normal operation time by setting up the potentials of respective power supply lines. CONSTITUTION:During the normal operation time, the substrate potential of a P-channel MOS transistor 5 and the potential of a high potential power supply VDD are equalized while the substrate potential of an N-channel MOS transistor and the potential of low potential power supply are equalized. On the other hand, during the emergency operation time, the substrate potential of the P- channel MOS transistor 5, the potential of high potential power supply VDD, the potential of low potential power supply, the substrate potential of the N- channel MOS transistor 6 are made to be set up in this order. Through these procedures, the threshold values can be enhanced thereby enabling the power consumption to be cut down.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_JPH04125960A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY INFORMATION STORAGE PHYSICS SEMICONDUCTOR DEVICES STATIC STORES |
title | SEMICONDUCTOR DEVICE |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-17T18%3A11%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KUME%20TORU&rft.date=1992-04-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH04125960A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |