SEMICONDUCTOR INTEGRATED CIRCUIT
PURPOSE:To test a high speed signal stably at the outside by writing a high- speed internal signal into a memory, and performing reading operation at a low speed. CONSTITUTION:A logic circuit 4 receives a control signal 3 from an input circuit 2 and also receives a data signal 18 for tests from a te...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | ARIMOTO AKIYA |
description | PURPOSE:To test a high speed signal stably at the outside by writing a high- speed internal signal into a memory, and performing reading operation at a low speed. CONSTITUTION:A logic circuit 4 receives a control signal 3 from an input circuit 2 and also receives a data signal 18 for tests from a test control circuit 16 as a data input 7 which can be read out and written (RWM). The logic circuit generates an output 9. The output 9 is written into an RWM 8 through an RWM-data input switch 22 under the control of an RWM control output 17 for the test. The verification of the output 9 is performed as follows. The change in state of the output 9 is sequentially written in the RWM 8, and the data are read out of the RWM 8 at a low speed. An RWM data output 14 is sent out through an input switch 24 for an output circuit. Thus the normal/ abnormal states can be judged. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH0361874A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH0361874A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH0361874A3</originalsourceid><addsrcrecordid>eNrjZFAIdvX1dPb3cwl1DvEPUvD0C3F1D3IMcXVRcPYMcg71DOFhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFeAR4GxmaGFuYmjsZEKAEA1Noh-g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR INTEGRATED CIRCUIT</title><source>esp@cenet</source><creator>ARIMOTO AKIYA</creator><creatorcontrib>ARIMOTO AKIYA</creatorcontrib><description>PURPOSE:To test a high speed signal stably at the outside by writing a high- speed internal signal into a memory, and performing reading operation at a low speed. CONSTITUTION:A logic circuit 4 receives a control signal 3 from an input circuit 2 and also receives a data signal 18 for tests from a test control circuit 16 as a data input 7 which can be read out and written (RWM). The logic circuit generates an output 9. The output 9 is written into an RWM 8 through an RWM-data input switch 22 under the control of an RWM control output 17 for the test. The verification of the output 9 is performed as follows. The change in state of the output 9 is sequentially written in the RWM 8, and the data are read out of the RWM 8 at a low speed. An RWM data output 14 is sent out through an input switch 24 for an output circuit. Thus the normal/ abnormal states can be judged.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; SEMICONDUCTOR DEVICES ; TESTING</subject><creationdate>1991</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19910318&DB=EPODOC&CC=JP&NR=H0361874A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19910318&DB=EPODOC&CC=JP&NR=H0361874A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ARIMOTO AKIYA</creatorcontrib><title>SEMICONDUCTOR INTEGRATED CIRCUIT</title><description>PURPOSE:To test a high speed signal stably at the outside by writing a high- speed internal signal into a memory, and performing reading operation at a low speed. CONSTITUTION:A logic circuit 4 receives a control signal 3 from an input circuit 2 and also receives a data signal 18 for tests from a test control circuit 16 as a data input 7 which can be read out and written (RWM). The logic circuit generates an output 9. The output 9 is written into an RWM 8 through an RWM-data input switch 22 under the control of an RWM control output 17 for the test. The verification of the output 9 is performed as follows. The change in state of the output 9 is sequentially written in the RWM 8, and the data are read out of the RWM 8 at a low speed. An RWM data output 14 is sent out through an input switch 24 for an output circuit. Thus the normal/ abnormal states can be judged.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1991</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAIdvX1dPb3cwl1DvEPUvD0C3F1D3IMcXVRcPYMcg71DOFhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFeAR4GxmaGFuYmjsZEKAEA1Noh-g</recordid><startdate>19910318</startdate><enddate>19910318</enddate><creator>ARIMOTO AKIYA</creator><scope>EVB</scope></search><sort><creationdate>19910318</creationdate><title>SEMICONDUCTOR INTEGRATED CIRCUIT</title><author>ARIMOTO AKIYA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH0361874A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1991</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>ARIMOTO AKIYA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ARIMOTO AKIYA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR INTEGRATED CIRCUIT</title><date>1991-03-18</date><risdate>1991</risdate><abstract>PURPOSE:To test a high speed signal stably at the outside by writing a high- speed internal signal into a memory, and performing reading operation at a low speed. CONSTITUTION:A logic circuit 4 receives a control signal 3 from an input circuit 2 and also receives a data signal 18 for tests from a test control circuit 16 as a data input 7 which can be read out and written (RWM). The logic circuit generates an output 9. The output 9 is written into an RWM 8 through an RWM-data input switch 22 under the control of an RWM control output 17 for the test. The verification of the output 9 is performed as follows. The change in state of the output 9 is sequentially written in the RWM 8, and the data are read out of the RWM 8 at a low speed. An RWM data output 14 is sent out through an input switch 24 for an output circuit. Thus the normal/ abnormal states can be judged.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_JPH0361874A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS SEMICONDUCTOR DEVICES TESTING |
title | SEMICONDUCTOR INTEGRATED CIRCUIT |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T15%3A24%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ARIMOTO%20AKIYA&rft.date=1991-03-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH0361874A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |