DIGITAL ARITHMETIC UNIT

PURPOSE:To ensure a normal writing operation despite the absence of a power holding capacitor by preparing an EEPROM and writing the decided data out of the arithmetic result together with the flag data. CONSTITUTION:Plural process signals undergo the A/D conversion and a microprocessor of a digital...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: TSUDA KATSUHISA, OGATA YOSHIKAZU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TSUDA KATSUHISA
OGATA YOSHIKAZU
description PURPOSE:To ensure a normal writing operation despite the absence of a power holding capacitor by preparing an EEPROM and writing the decided data out of the arithmetic result together with the flag data. CONSTITUTION:Plural process signals undergo the A/D conversion and a microprocessor of a digital arithmetic part 2 applies the arithmetic operations to these digital signals. These arithmetic results are stored in a memory RAM 3. A read/write control part 4 writes the decided data into the blocks B1 and B2 of an EEPROM 1 and controls them out of those arithmetic results. In this case, the flag data is also written to show whether the data is normally written or not. Thus the data written into the blocks B1 or B2 is correctly held despite the occurrence of an unexpected trouble. As a result, the data can be correctly written into the EEPROM 1 even with no use of a power holding capacitor.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH02227756A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH02227756A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH02227756A3</originalsourceid><addsrcrecordid>eNrjZBB38XT3DHH0UXAM8gzx8HUN8XRWCPXzDOFhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR4GRkZG5uamZo7GxKgBANi_H6Y</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DIGITAL ARITHMETIC UNIT</title><source>esp@cenet</source><creator>TSUDA KATSUHISA ; OGATA YOSHIKAZU</creator><creatorcontrib>TSUDA KATSUHISA ; OGATA YOSHIKAZU</creatorcontrib><description>PURPOSE:To ensure a normal writing operation despite the absence of a power holding capacitor by preparing an EEPROM and writing the decided data out of the arithmetic result together with the flag data. CONSTITUTION:Plural process signals undergo the A/D conversion and a microprocessor of a digital arithmetic part 2 applies the arithmetic operations to these digital signals. These arithmetic results are stored in a memory RAM 3. A read/write control part 4 writes the decided data into the blocks B1 and B2 of an EEPROM 1 and controls them out of those arithmetic results. In this case, the flag data is also written to show whether the data is normally written or not. Thus the data written into the blocks B1 or B2 is correctly held despite the occurrence of an unexpected trouble. As a result, the data can be correctly written into the EEPROM 1 even with no use of a power holding capacitor.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>1990</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19900910&amp;DB=EPODOC&amp;CC=JP&amp;NR=H02227756A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19900910&amp;DB=EPODOC&amp;CC=JP&amp;NR=H02227756A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TSUDA KATSUHISA</creatorcontrib><creatorcontrib>OGATA YOSHIKAZU</creatorcontrib><title>DIGITAL ARITHMETIC UNIT</title><description>PURPOSE:To ensure a normal writing operation despite the absence of a power holding capacitor by preparing an EEPROM and writing the decided data out of the arithmetic result together with the flag data. CONSTITUTION:Plural process signals undergo the A/D conversion and a microprocessor of a digital arithmetic part 2 applies the arithmetic operations to these digital signals. These arithmetic results are stored in a memory RAM 3. A read/write control part 4 writes the decided data into the blocks B1 and B2 of an EEPROM 1 and controls them out of those arithmetic results. In this case, the flag data is also written to show whether the data is normally written or not. Thus the data written into the blocks B1 or B2 is correctly held despite the occurrence of an unexpected trouble. As a result, the data can be correctly written into the EEPROM 1 even with no use of a power holding capacitor.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1990</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBB38XT3DHH0UXAM8gzx8HUN8XRWCPXzDOFhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR4GRkZG5uamZo7GxKgBANi_H6Y</recordid><startdate>19900910</startdate><enddate>19900910</enddate><creator>TSUDA KATSUHISA</creator><creator>OGATA YOSHIKAZU</creator><scope>EVB</scope></search><sort><creationdate>19900910</creationdate><title>DIGITAL ARITHMETIC UNIT</title><author>TSUDA KATSUHISA ; OGATA YOSHIKAZU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH02227756A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1990</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>TSUDA KATSUHISA</creatorcontrib><creatorcontrib>OGATA YOSHIKAZU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TSUDA KATSUHISA</au><au>OGATA YOSHIKAZU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DIGITAL ARITHMETIC UNIT</title><date>1990-09-10</date><risdate>1990</risdate><abstract>PURPOSE:To ensure a normal writing operation despite the absence of a power holding capacitor by preparing an EEPROM and writing the decided data out of the arithmetic result together with the flag data. CONSTITUTION:Plural process signals undergo the A/D conversion and a microprocessor of a digital arithmetic part 2 applies the arithmetic operations to these digital signals. These arithmetic results are stored in a memory RAM 3. A read/write control part 4 writes the decided data into the blocks B1 and B2 of an EEPROM 1 and controls them out of those arithmetic results. In this case, the flag data is also written to show whether the data is normally written or not. Thus the data written into the blocks B1 or B2 is correctly held despite the occurrence of an unexpected trouble. As a result, the data can be correctly written into the EEPROM 1 even with no use of a power holding capacitor.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH02227756A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
INFORMATION STORAGE
PHYSICS
STATIC STORES
title DIGITAL ARITHMETIC UNIT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T17%3A39%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TSUDA%20KATSUHISA&rft.date=1990-09-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH02227756A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true