SYNCHRONIZING SIGNAL EXTRACTING/PROCESSING SYSTEM FOR COMMUNICATION SYSTEM

SYNCHRONIZING SIGNAL EXTRACTING/PROCESSING SYSTEM FOR COMMUNICATION SYSTEM

PURPOSE:To extract a synchronizing signal in a short time without increasing the circuit scale by ANDing a delay signal sent from a delay circuit means with a correlation coincidence signal sent from a correlation device means at an AND circuit means, and outputting the synchronizing signal. CONSTIT...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: NAKAMURA TADASHI, YAMASHITA ATSUSHI, SHIMADA HIDEHISA
Format: Patent
Sprache:eng
Schlagworte:
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator NAKAMURA TADASHI
YAMASHITA ATSUSHI
SHIMADA HIDEHISA
description PURPOSE:To extract a synchronizing signal in a short time without increasing the circuit scale by ANDing a delay signal sent from a delay circuit means with a correlation coincidence signal sent from a correlation device means at an AND circuit means, and outputting the synchronizing signal. CONSTITUTION:Address information of an aisymbol is outputted from an address counter 7 to a ROM 1 sequentially and the ROM 1 sets the ai symbol to a correlation device 2 sequentially according to the said address information. Then the correlation device 2 according to the setting outputs the correlation coincidence signal repetitively for plural number of times in one block of a random pattern of the reception signal. An a-symbol counter 6 outputs a delay signal corresponding to the succeeding correlation coincidence signal. Then an AND circuit 4 discriminates the correlation coincidence signal outputted from the correlation device 2 to be a synchronizing signal when the AND between the correlation coincidence signal outputted from the correlation device 2 and the said delay signal is established and outputs an output signal being the synchronizing signal.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH02111131A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH02111131A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH02111131A3</originalsourceid><addsrcrecordid>eNrjZPAKjvRz9gjy9_OM8vRzVwj2dPdz9FFwjQgJcnQOAYroBwT5O7sGB4MlI4NDXH0V3PyDFJz9fX1D_TydHUM8_f2gEjwMrGmJOcWpvFCam0HRzTXE2UM3tSA_PrW4IDE5NS-1JN4rwMPAyBAIjA0djYlRAwDZqi5m</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SYNCHRONIZING SIGNAL EXTRACTING/PROCESSING SYSTEM FOR COMMUNICATION SYSTEM</title><source>esp@cenet</source><creator>NAKAMURA TADASHI ; YAMASHITA ATSUSHI ; SHIMADA HIDEHISA</creator><creatorcontrib>NAKAMURA TADASHI ; YAMASHITA ATSUSHI ; SHIMADA HIDEHISA</creatorcontrib><description>PURPOSE:To extract a synchronizing signal in a short time without increasing the circuit scale by ANDing a delay signal sent from a delay circuit means with a correlation coincidence signal sent from a correlation device means at an AND circuit means, and outputting the synchronizing signal. CONSTITUTION:Address information of an aisymbol is outputted from an address counter 7 to a ROM 1 sequentially and the ROM 1 sets the ai symbol to a correlation device 2 sequentially according to the said address information. Then the correlation device 2 according to the setting outputs the correlation coincidence signal repetitively for plural number of times in one block of a random pattern of the reception signal. An a-symbol counter 6 outputs a delay signal corresponding to the succeeding correlation coincidence signal. Then an AND circuit 4 discriminates the correlation coincidence signal outputted from the correlation device 2 to be a synchronizing signal when the AND between the correlation coincidence signal outputted from the correlation device 2 and the said delay signal is established and outputs an output signal being the synchronizing signal.</description><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>1990</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19900424&amp;DB=EPODOC&amp;CC=JP&amp;NR=H02111131A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19900424&amp;DB=EPODOC&amp;CC=JP&amp;NR=H02111131A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NAKAMURA TADASHI</creatorcontrib><creatorcontrib>YAMASHITA ATSUSHI</creatorcontrib><creatorcontrib>SHIMADA HIDEHISA</creatorcontrib><title>SYNCHRONIZING SIGNAL EXTRACTING/PROCESSING SYSTEM FOR COMMUNICATION SYSTEM</title><description>PURPOSE:To extract a synchronizing signal in a short time without increasing the circuit scale by ANDing a delay signal sent from a delay circuit means with a correlation coincidence signal sent from a correlation device means at an AND circuit means, and outputting the synchronizing signal. CONSTITUTION:Address information of an aisymbol is outputted from an address counter 7 to a ROM 1 sequentially and the ROM 1 sets the ai symbol to a correlation device 2 sequentially according to the said address information. Then the correlation device 2 according to the setting outputs the correlation coincidence signal repetitively for plural number of times in one block of a random pattern of the reception signal. An a-symbol counter 6 outputs a delay signal corresponding to the succeeding correlation coincidence signal. Then an AND circuit 4 discriminates the correlation coincidence signal outputted from the correlation device 2 to be a synchronizing signal when the AND between the correlation coincidence signal outputted from the correlation device 2 and the said delay signal is established and outputs an output signal being the synchronizing signal.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1990</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPAKjvRz9gjy9_OM8vRzVwj2dPdz9FFwjQgJcnQOAYroBwT5O7sGB4MlI4NDXH0V3PyDFJz9fX1D_TydHUM8_f2gEjwMrGmJOcWpvFCam0HRzTXE2UM3tSA_PrW4IDE5NS-1JN4rwMPAyBAIjA0djYlRAwDZqi5m</recordid><startdate>19900424</startdate><enddate>19900424</enddate><creator>NAKAMURA TADASHI</creator><creator>YAMASHITA ATSUSHI</creator><creator>SHIMADA HIDEHISA</creator><scope>EVB</scope></search><sort><creationdate>19900424</creationdate><title>SYNCHRONIZING SIGNAL EXTRACTING/PROCESSING SYSTEM FOR COMMUNICATION SYSTEM</title><author>NAKAMURA TADASHI ; YAMASHITA ATSUSHI ; SHIMADA HIDEHISA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH02111131A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1990</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>NAKAMURA TADASHI</creatorcontrib><creatorcontrib>YAMASHITA ATSUSHI</creatorcontrib><creatorcontrib>SHIMADA HIDEHISA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NAKAMURA TADASHI</au><au>YAMASHITA ATSUSHI</au><au>SHIMADA HIDEHISA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SYNCHRONIZING SIGNAL EXTRACTING/PROCESSING SYSTEM FOR COMMUNICATION SYSTEM</title><date>1990-04-24</date><risdate>1990</risdate><abstract>PURPOSE:To extract a synchronizing signal in a short time without increasing the circuit scale by ANDing a delay signal sent from a delay circuit means with a correlation coincidence signal sent from a correlation device means at an AND circuit means, and outputting the synchronizing signal. CONSTITUTION:Address information of an aisymbol is outputted from an address counter 7 to a ROM 1 sequentially and the ROM 1 sets the ai symbol to a correlation device 2 sequentially according to the said address information. Then the correlation device 2 according to the setting outputs the correlation coincidence signal repetitively for plural number of times in one block of a random pattern of the reception signal. An a-symbol counter 6 outputs a delay signal corresponding to the succeeding correlation coincidence signal. Then an AND circuit 4 discriminates the correlation coincidence signal outputted from the correlation device 2 to be a synchronizing signal when the AND between the correlation coincidence signal outputted from the correlation device 2 and the said delay signal is established and outputs an output signal being the synchronizing signal.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH02111131A
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title SYNCHRONIZING SIGNAL EXTRACTING/PROCESSING SYSTEM FOR COMMUNICATION SYSTEM
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T08%3A05%3A21IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NAKAMURA%20TADASHI&rft.date=1990-04-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH02111131A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true