BUFFER AMPLIFIER

BUFFER AMPLIFIER

PURPOSE:To eliminate variation in input capacity even if the voltage of an input signal varies by detecting the output voltage of an impedance converting means by a voltage detecting means and controlling the power source of the impedance converting means by a voltage control means controlled with t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YAMAGUCHI YUJI, KOYANAGI NOBUO
Format: Patent
Sprache:eng
Schlagworte:
AMPLIFIERS
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YAMAGUCHI YUJI
KOYANAGI NOBUO
description PURPOSE:To eliminate variation in input capacity even if the voltage of an input signal varies by detecting the output voltage of an impedance converting means by a voltage detecting means and controlling the power source of the impedance converting means by a voltage control means controlled with the output of this voltage detecting means. CONSTITUTION:The input signal is impressed to the gate of an PET 101. One terminal of a resistance 102 is connected to the source of the FET 101, and the other terminal is connected to the drain of an FET 103. A resistance 104 is connected between the source and gate of the FET 103. Further, its source is connected to a negative power source VSS. An output is led out of the drain of the FET 103. A transistor(TR) 11 constitutes a voltage detecting means. The collector of the TR 11 is connected to the negative power source VSS and the base is connected to the output of the impedance converting means 10. A voltage control means 12 consists of a TR 121, a constant current source 122, and a resistance 123. The collector of the TR 121 is connected to the plus electrode VDD and the emitter is connected to the drain of the FET 101.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH01175403A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH01175403A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH01175403A3</originalsourceid><addsrcrecordid>eNrjZBBwCnVzcw1ScPQN8PF083QN4mFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8V4BHgaGhuamJgbGjsbEqAEAAEIdlg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>BUFFER AMPLIFIER</title><source>esp@cenet</source><creator>YAMAGUCHI YUJI ; KOYANAGI NOBUO</creator><creatorcontrib>YAMAGUCHI YUJI ; KOYANAGI NOBUO</creatorcontrib><description>PURPOSE:To eliminate variation in input capacity even if the voltage of an input signal varies by detecting the output voltage of an impedance converting means by a voltage detecting means and controlling the power source of the impedance converting means by a voltage control means controlled with the output of this voltage detecting means. CONSTITUTION:The input signal is impressed to the gate of an PET 101. One terminal of a resistance 102 is connected to the source of the FET 101, and the other terminal is connected to the drain of an FET 103. A resistance 104 is connected between the source and gate of the FET 103. Further, its source is connected to a negative power source VSS. An output is led out of the drain of the FET 103. A transistor(TR) 11 constitutes a voltage detecting means. The collector of the TR 11 is connected to the negative power source VSS and the base is connected to the output of the impedance converting means 10. A voltage control means 12 consists of a TR 121, a constant current source 122, and a resistance 123. The collector of the TR 121 is connected to the plus electrode VDD and the emitter is connected to the drain of the FET 101.</description><language>eng</language><subject>AMPLIFIERS ; BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY</subject><creationdate>1989</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19890711&amp;DB=EPODOC&amp;CC=JP&amp;NR=H01175403A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19890711&amp;DB=EPODOC&amp;CC=JP&amp;NR=H01175403A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YAMAGUCHI YUJI</creatorcontrib><creatorcontrib>KOYANAGI NOBUO</creatorcontrib><title>BUFFER AMPLIFIER</title><description>PURPOSE:To eliminate variation in input capacity even if the voltage of an input signal varies by detecting the output voltage of an impedance converting means by a voltage detecting means and controlling the power source of the impedance converting means by a voltage control means controlled with the output of this voltage detecting means. CONSTITUTION:The input signal is impressed to the gate of an PET 101. One terminal of a resistance 102 is connected to the source of the FET 101, and the other terminal is connected to the drain of an FET 103. A resistance 104 is connected between the source and gate of the FET 103. Further, its source is connected to a negative power source VSS. An output is led out of the drain of the FET 103. A transistor(TR) 11 constitutes a voltage detecting means. The collector of the TR 11 is connected to the negative power source VSS and the base is connected to the output of the impedance converting means 10. A voltage control means 12 consists of a TR 121, a constant current source 122, and a resistance 123. The collector of the TR 121 is connected to the plus electrode VDD and the emitter is connected to the drain of the FET 101.</description><subject>AMPLIFIERS</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1989</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBBwCnVzcw1ScPQN8PF083QN4mFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8V4BHgaGhuamJgbGjsbEqAEAAEIdlg</recordid><startdate>19890711</startdate><enddate>19890711</enddate><creator>YAMAGUCHI YUJI</creator><creator>KOYANAGI NOBUO</creator><scope>EVB</scope></search><sort><creationdate>19890711</creationdate><title>BUFFER AMPLIFIER</title><author>YAMAGUCHI YUJI ; KOYANAGI NOBUO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH01175403A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1989</creationdate><topic>AMPLIFIERS</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>YAMAGUCHI YUJI</creatorcontrib><creatorcontrib>KOYANAGI NOBUO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YAMAGUCHI YUJI</au><au>KOYANAGI NOBUO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>BUFFER AMPLIFIER</title><date>1989-07-11</date><risdate>1989</risdate><abstract>PURPOSE:To eliminate variation in input capacity even if the voltage of an input signal varies by detecting the output voltage of an impedance converting means by a voltage detecting means and controlling the power source of the impedance converting means by a voltage control means controlled with the output of this voltage detecting means. CONSTITUTION:The input signal is impressed to the gate of an PET 101. One terminal of a resistance 102 is connected to the source of the FET 101, and the other terminal is connected to the drain of an FET 103. A resistance 104 is connected between the source and gate of the FET 103. Further, its source is connected to a negative power source VSS. An output is led out of the drain of the FET 103. A transistor(TR) 11 constitutes a voltage detecting means. The collector of the TR 11 is connected to the negative power source VSS and the base is connected to the output of the impedance converting means 10. A voltage control means 12 consists of a TR 121, a constant current source 122, and a resistance 123. The collector of the TR 121 is connected to the plus electrode VDD and the emitter is connected to the drain of the FET 101.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH01175403A
source esp@cenet
subjects AMPLIFIERS
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
title BUFFER AMPLIFIER
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-06T12%3A00%3A41IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YAMAGUCHI%20YUJI&rft.date=1989-07-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH01175403A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true