PACKAGING COMPONENT INTERLOCKING LOGIC SIMULATION SYSTEM
PURPOSE:To shorten waiting time and to obtain highly efficient system by determining and selecting a packaging component to be used based on the using states of the packaging component. CONSTITUTION:When there are plural installed parts corresponding to requests when the packaging component using re...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | TAKAGI TOMIE TADA OSAMU |
| description | PURPOSE:To shorten waiting time and to obtain highly efficient system by determining and selecting a packaging component to be used based on the using states of the packaging component. CONSTITUTION:When there are plural installed parts corresponding to requests when the packaging component using requests are generated from software logic simulators 101, 102, packaging component assignment determining parts 131, 132 assign the using requests to unused or slightly waited packaging component based on the package component using state control information of control tables 133, 134 and generate package component using requests 104, 105 to package component logic simulation devices 111, 112. Consequently, waiting time at the time of supplying packaging component to an input vector can be shortened. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH01114966A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH01114966A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH01114966A3</originalsourceid><addsrcrecordid>eNrjZLAIcHT2dnT39HNXcPb3DfD3c_ULUfD0C3EN8vF39gYJ-_i7ezorBHv6hvo4hnj6-ykERwaHuPryMLCmJeYUp_JCaW4GRTfXEGcP3dSC_PjU4oLE5NS81JJ4rwAPA0NDQxNLMzNHY2LUAACSkCkS</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PACKAGING COMPONENT INTERLOCKING LOGIC SIMULATION SYSTEM</title><source>esp@cenet</source><creator>TAKAGI TOMIE ; TADA OSAMU</creator><creatorcontrib>TAKAGI TOMIE ; TADA OSAMU</creatorcontrib><description>PURPOSE:To shorten waiting time and to obtain highly efficient system by determining and selecting a packaging component to be used based on the using states of the packaging component. CONSTITUTION:When there are plural installed parts corresponding to requests when the packaging component using requests are generated from software logic simulators 101, 102, packaging component assignment determining parts 131, 132 assign the using requests to unused or slightly waited packaging component based on the package component using state control information of control tables 133, 134 and generate package component using requests 104, 105 to package component logic simulation devices 111, 112. Consequently, waiting time at the time of supplying packaging component to an input vector can be shortened.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; PULSE TECHNIQUE</subject><creationdate>1989</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19890508&DB=EPODOC&CC=JP&NR=H01114966A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19890508&DB=EPODOC&CC=JP&NR=H01114966A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TAKAGI TOMIE</creatorcontrib><creatorcontrib>TADA OSAMU</creatorcontrib><title>PACKAGING COMPONENT INTERLOCKING LOGIC SIMULATION SYSTEM</title><description>PURPOSE:To shorten waiting time and to obtain highly efficient system by determining and selecting a packaging component to be used based on the using states of the packaging component. CONSTITUTION:When there are plural installed parts corresponding to requests when the packaging component using requests are generated from software logic simulators 101, 102, packaging component assignment determining parts 131, 132 assign the using requests to unused or slightly waited packaging component based on the package component using state control information of control tables 133, 134 and generate package component using requests 104, 105 to package component logic simulation devices 111, 112. Consequently, waiting time at the time of supplying packaging component to an input vector can be shortened.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1989</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAIcHT2dnT39HNXcPb3DfD3c_ULUfD0C3EN8vF39gYJ-_i7ezorBHv6hvo4hnj6-ykERwaHuPryMLCmJeYUp_JCaW4GRTfXEGcP3dSC_PjU4oLE5NS81JJ4rwAPA0NDQxNLMzNHY2LUAACSkCkS</recordid><startdate>19890508</startdate><enddate>19890508</enddate><creator>TAKAGI TOMIE</creator><creator>TADA OSAMU</creator><scope>EVB</scope></search><sort><creationdate>19890508</creationdate><title>PACKAGING COMPONENT INTERLOCKING LOGIC SIMULATION SYSTEM</title><author>TAKAGI TOMIE ; TADA OSAMU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH01114966A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1989</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>TAKAGI TOMIE</creatorcontrib><creatorcontrib>TADA OSAMU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TAKAGI TOMIE</au><au>TADA OSAMU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PACKAGING COMPONENT INTERLOCKING LOGIC SIMULATION SYSTEM</title><date>1989-05-08</date><risdate>1989</risdate><abstract>PURPOSE:To shorten waiting time and to obtain highly efficient system by determining and selecting a packaging component to be used based on the using states of the packaging component. CONSTITUTION:When there are plural installed parts corresponding to requests when the packaging component using requests are generated from software logic simulators 101, 102, packaging component assignment determining parts 131, 132 assign the using requests to unused or slightly waited packaging component based on the package component using state control information of control tables 133, 134 and generate package component using requests 104, 105 to package component logic simulation devices 111, 112. Consequently, waiting time at the time of supplying packaging component to an input vector can be shortened.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JPH01114966A |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS PULSE TECHNIQUE |
| title | PACKAGING COMPONENT INTERLOCKING LOGIC SIMULATION SYSTEM |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T09%3A44%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TAKAGI%20TOMIE&rft.date=1989-05-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH01114966A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |