PROCESS FOR MANUFACTURING SOLID-STATE MICROBATTERY AND CORRESPONDING MICROBATTERY
To provide a process for limiting leakage currents.SOLUTION: A solid-state microbattery includes: a substrate (S); a lithium-cobalt-oxide layer (2) forming a cathode having first and second opposite surfaces (20, 21); a lithium-based solid-state electrolyte (4) formed on the first surface (20) of th...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; jpn |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | JEROME DECHAMP JEAN-PHILIPPE COLONNA MAUD BERT SAMI OUKASSI |
| description | To provide a process for limiting leakage currents.SOLUTION: A solid-state microbattery includes: a substrate (S); a lithium-cobalt-oxide layer (2) forming a cathode having first and second opposite surfaces (20, 21); a lithium-based solid-state electrolyte (4) formed on the first surface (20) of the cathode (2), where the second surface (21) of the cathode (2) is oriented towards the substrate (S); and an anode (5) formed on the solid-state electrolyte (4). It is noteworthy that the lithium-cobalt-oxide layer (2) possesses a grain size that increases from the first surface (20) to the second surface (21).SELECTED DRAWING: Figure 8
【課題】漏れ電流を制限する方法を提供すること。【解決手段】本発明は、固体マイクロ電池であって：－ 基板（Ｓ）と；－ 第１および第２の反対側の表面（２０、２１）を有するカソードを形成するリチウム－コバルト－酸化物層（２）と；－ カソード（２）の第２の表面（２１）が基板（Ｓ）に向けて配置された、カソード（２）の第１の表面（２０）に形成されたリチウム系固体電解質（４）と；－ 固体電解質（４）上に形成されたアノード（５）と；を備え、リチウム－コバルト－酸化物層（２）が、第１の表面（２０）から第２の表面（２１）へと増加する粒度を持つことが注目に値する、固体マイクロ電池に関する。【選択図】図８ |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2024061657A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2024061657A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2024061657A3</originalsourceid><addsrcrecordid>eNrjZAgMCPJ3dg0OVnDzD1LwdfQLdXN0DgkN8vRzVwj29_F00Q0OcQxxVfD1dA7yd3IMCXENilRw9HNRcPYPCnINDvD3cwEpRZbmYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBkYmBmaGZqbmjsZEKQIAT2Ewaw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PROCESS FOR MANUFACTURING SOLID-STATE MICROBATTERY AND CORRESPONDING MICROBATTERY</title><source>esp@cenet</source><creator>JEROME DECHAMP ; JEAN-PHILIPPE COLONNA ; MAUD BERT ; SAMI OUKASSI</creator><creatorcontrib>JEROME DECHAMP ; JEAN-PHILIPPE COLONNA ; MAUD BERT ; SAMI OUKASSI</creatorcontrib><description>To provide a process for limiting leakage currents.SOLUTION: A solid-state microbattery includes: a substrate (S); a lithium-cobalt-oxide layer (2) forming a cathode having first and second opposite surfaces (20, 21); a lithium-based solid-state electrolyte (4) formed on the first surface (20) of the cathode (2), where the second surface (21) of the cathode (2) is oriented towards the substrate (S); and an anode (5) formed on the solid-state electrolyte (4). It is noteworthy that the lithium-cobalt-oxide layer (2) possesses a grain size that increases from the first surface (20) to the second surface (21).SELECTED DRAWING: Figure 8
【課題】漏れ電流を制限する方法を提供すること。【解決手段】本発明は、固体マイクロ電池であって：－ 基板（Ｓ）と；－ 第１および第２の反対側の表面（２０、２１）を有するカソードを形成するリチウム－コバルト－酸化物層（２）と；－ カソード（２）の第２の表面（２１）が基板（Ｓ）に向けて配置された、カソード（２）の第１の表面（２０）に形成されたリチウム系固体電解質（４）と；－ 固体電解質（４）上に形成されたアノード（５）と；を備え、リチウム－コバルト－酸化物層（２）が、第１の表面（２０）から第２の表面（２１）へと増加する粒度を持つことが注目に値する、固体マイクロ電池に関する。【選択図】図８</description><language>eng ; jpn</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRICITY ; LAYERED PRODUCTS ; LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM ; PERFORMING OPERATIONS ; PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSIONOF CHEMICAL INTO ELECTRICAL ENERGY ; TRANSPORTING</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240507&DB=EPODOC&CC=JP&NR=2024061657A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240507&DB=EPODOC&CC=JP&NR=2024061657A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>JEROME DECHAMP</creatorcontrib><creatorcontrib>JEAN-PHILIPPE COLONNA</creatorcontrib><creatorcontrib>MAUD BERT</creatorcontrib><creatorcontrib>SAMI OUKASSI</creatorcontrib><title>PROCESS FOR MANUFACTURING SOLID-STATE MICROBATTERY AND CORRESPONDING MICROBATTERY</title><description>To provide a process for limiting leakage currents.SOLUTION: A solid-state microbattery includes: a substrate (S); a lithium-cobalt-oxide layer (2) forming a cathode having first and second opposite surfaces (20, 21); a lithium-based solid-state electrolyte (4) formed on the first surface (20) of the cathode (2), where the second surface (21) of the cathode (2) is oriented towards the substrate (S); and an anode (5) formed on the solid-state electrolyte (4). It is noteworthy that the lithium-cobalt-oxide layer (2) possesses a grain size that increases from the first surface (20) to the second surface (21).SELECTED DRAWING: Figure 8
【課題】漏れ電流を制限する方法を提供すること。【解決手段】本発明は、固体マイクロ電池であって：－ 基板（Ｓ）と；－ 第１および第２の反対側の表面（２０、２１）を有するカソードを形成するリチウム－コバルト－酸化物層（２）と；－ カソード（２）の第２の表面（２１）が基板（Ｓ）に向けて配置された、カソード（２）の第１の表面（２０）に形成されたリチウム系固体電解質（４）と；－ 固体電解質（４）上に形成されたアノード（５）と；を備え、リチウム－コバルト－酸化物層（２）が、第１の表面（２０）から第２の表面（２１）へと増加する粒度を持つことが注目に値する、固体マイクロ電池に関する。【選択図】図８</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRICITY</subject><subject>LAYERED PRODUCTS</subject><subject>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</subject><subject>PERFORMING OPERATIONS</subject><subject>PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSIONOF CHEMICAL INTO ELECTRICAL ENERGY</subject><subject>TRANSPORTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAgMCPJ3dg0OVnDzD1LwdfQLdXN0DgkN8vRzVwj29_F00Q0OcQxxVfD1dA7yd3IMCXENilRw9HNRcPYPCnINDvD3cwEpRZbmYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBkYmBmaGZqbmjsZEKQIAT2Ewaw</recordid><startdate>20240507</startdate><enddate>20240507</enddate><creator>JEROME DECHAMP</creator><creator>JEAN-PHILIPPE COLONNA</creator><creator>MAUD BERT</creator><creator>SAMI OUKASSI</creator><scope>EVB</scope></search><sort><creationdate>20240507</creationdate><title>PROCESS FOR MANUFACTURING SOLID-STATE MICROBATTERY AND CORRESPONDING MICROBATTERY</title><author>JEROME DECHAMP ; JEAN-PHILIPPE COLONNA ; MAUD BERT ; SAMI OUKASSI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2024061657A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; jpn</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRICITY</topic><topic>LAYERED PRODUCTS</topic><topic>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</topic><topic>PERFORMING OPERATIONS</topic><topic>PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSIONOF CHEMICAL INTO ELECTRICAL ENERGY</topic><topic>TRANSPORTING</topic><toplevel>online_resources</toplevel><creatorcontrib>JEROME DECHAMP</creatorcontrib><creatorcontrib>JEAN-PHILIPPE COLONNA</creatorcontrib><creatorcontrib>MAUD BERT</creatorcontrib><creatorcontrib>SAMI OUKASSI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>JEROME DECHAMP</au><au>JEAN-PHILIPPE COLONNA</au><au>MAUD BERT</au><au>SAMI OUKASSI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PROCESS FOR MANUFACTURING SOLID-STATE MICROBATTERY AND CORRESPONDING MICROBATTERY</title><date>2024-05-07</date><risdate>2024</risdate><abstract>To provide a process for limiting leakage currents.SOLUTION: A solid-state microbattery includes: a substrate (S); a lithium-cobalt-oxide layer (2) forming a cathode having first and second opposite surfaces (20, 21); a lithium-based solid-state electrolyte (4) formed on the first surface (20) of the cathode (2), where the second surface (21) of the cathode (2) is oriented towards the substrate (S); and an anode (5) formed on the solid-state electrolyte (4). It is noteworthy that the lithium-cobalt-oxide layer (2) possesses a grain size that increases from the first surface (20) to the second surface (21).SELECTED DRAWING: Figure 8
【課題】漏れ電流を制限する方法を提供すること。【解決手段】本発明は、固体マイクロ電池であって：－ 基板（Ｓ）と；－ 第１および第２の反対側の表面（２０、２１）を有するカソードを形成するリチウム－コバルト－酸化物層（２）と；－ カソード（２）の第２の表面（２１）が基板（Ｓ）に向けて配置された、カソード（２）の第１の表面（２０）に形成されたリチウム系固体電解質（４）と；－ 固体電解質（４）上に形成されたアノード（５）と；を備え、リチウム－コバルト－酸化物層（２）が、第１の表面（２０）から第２の表面（２１）へと増加する粒度を持つことが注目に値する、固体マイクロ電池に関する。【選択図】図８</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; jpn |
| recordid | cdi_epo_espacenet_JP2024061657A |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRICITY LAYERED PRODUCTS LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM PERFORMING OPERATIONS PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSIONOF CHEMICAL INTO ELECTRICAL ENERGY TRANSPORTING |
| title | PROCESS FOR MANUFACTURING SOLID-STATE MICROBATTERY AND CORRESPONDING MICROBATTERY |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-13T01%3A11%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=JEROME%20DECHAMP&rft.date=2024-05-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2024061657A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |