MEMORY SYSTEM AND CONTROL METHOD

To provide a memory system and a control method for improving the signal quality.SOLUTION: A memory system according to an embodiment includes a semiconductor storage device and a controller. The semiconductor storage device includes an output transistor and a circuit that changes the amount of curr...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MASUBUCHI ISATO, IMAMURA RINTARO
Format: Patent
Sprache:eng ; jpn
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MASUBUCHI ISATO
IMAMURA RINTARO
description To provide a memory system and a control method for improving the signal quality.SOLUTION: A memory system according to an embodiment includes a semiconductor storage device and a controller. The semiconductor storage device includes an output transistor and a circuit that changes the amount of current in the output transistor. The controller receives a signal output from the semiconductor storage device through the output transistor, and controls the circuit on the basis of the level of the received signal.SELECTED DRAWING: Figure 1 【課題】信号の品質の向上を図ることができるメモリシステムおよび制御方法を提供することである。【解決手段】実施形態のメモリシステムは、半導体記憶装置と、コントローラとを持つ。前記半導体記憶装置は、出力トランジスタと、前記出力トランジスタの電流の大きさを変更する回路とを有する。前記コントローラは、前記半導体記憶装置から前記出力トランジスタを介して出力される信号を受信し、受信した前記信号のレベルに基づいて前記回路を制御する。【選択図】図1
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2022051277A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2022051277A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2022051277A3</originalsourceid><addsrcrecordid>eNrjZFDwdfX1D4pUCI4MDnH1VXD0c1Fw9vcLCfL3AcqEePi78DCwpiXmFKfyQmluBiU31xBnD93Ugvz41OKCxOTUvNSSeK8AIwMjIwNTQyNzc0djohQBAEIHImY</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MEMORY SYSTEM AND CONTROL METHOD</title><source>esp@cenet</source><creator>MASUBUCHI ISATO ; IMAMURA RINTARO</creator><creatorcontrib>MASUBUCHI ISATO ; IMAMURA RINTARO</creatorcontrib><description>To provide a memory system and a control method for improving the signal quality.SOLUTION: A memory system according to an embodiment includes a semiconductor storage device and a controller. The semiconductor storage device includes an output transistor and a circuit that changes the amount of current in the output transistor. The controller receives a signal output from the semiconductor storage device through the output transistor, and controls the circuit on the basis of the level of the received signal.SELECTED DRAWING: Figure 1 【課題】信号の品質の向上を図ることができるメモリシステムおよび制御方法を提供することである。【解決手段】実施形態のメモリシステムは、半導体記憶装置と、コントローラとを持つ。前記半導体記憶装置は、出力トランジスタと、前記出力トランジスタの電流の大きさを変更する回路とを有する。前記コントローラは、前記半導体記憶装置から前記出力トランジスタを介して出力される信号を受信し、受信した前記信号のレベルに基づいて前記回路を制御する。【選択図】図1</description><language>eng ; jpn</language><subject>BASIC ELECTRONIC CIRCUITRY ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; PULSE TECHNIQUE ; STATIC STORES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220331&amp;DB=EPODOC&amp;CC=JP&amp;NR=2022051277A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220331&amp;DB=EPODOC&amp;CC=JP&amp;NR=2022051277A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MASUBUCHI ISATO</creatorcontrib><creatorcontrib>IMAMURA RINTARO</creatorcontrib><title>MEMORY SYSTEM AND CONTROL METHOD</title><description>To provide a memory system and a control method for improving the signal quality.SOLUTION: A memory system according to an embodiment includes a semiconductor storage device and a controller. The semiconductor storage device includes an output transistor and a circuit that changes the amount of current in the output transistor. The controller receives a signal output from the semiconductor storage device through the output transistor, and controls the circuit on the basis of the level of the received signal.SELECTED DRAWING: Figure 1 【課題】信号の品質の向上を図ることができるメモリシステムおよび制御方法を提供することである。【解決手段】実施形態のメモリシステムは、半導体記憶装置と、コントローラとを持つ。前記半導体記憶装置は、出力トランジスタと、前記出力トランジスタの電流の大きさを変更する回路とを有する。前記コントローラは、前記半導体記憶装置から前記出力トランジスタを介して出力される信号を受信し、受信した前記信号のレベルに基づいて前記回路を制御する。【選択図】図1</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDwdfX1D4pUCI4MDnH1VXD0c1Fw9vcLCfL3AcqEePi78DCwpiXmFKfyQmluBiU31xBnD93Ugvz41OKCxOTUvNSSeK8AIwMjIwNTQyNzc0djohQBAEIHImY</recordid><startdate>20220331</startdate><enddate>20220331</enddate><creator>MASUBUCHI ISATO</creator><creator>IMAMURA RINTARO</creator><scope>EVB</scope></search><sort><creationdate>20220331</creationdate><title>MEMORY SYSTEM AND CONTROL METHOD</title><author>MASUBUCHI ISATO ; IMAMURA RINTARO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2022051277A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; jpn</language><creationdate>2022</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>MASUBUCHI ISATO</creatorcontrib><creatorcontrib>IMAMURA RINTARO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MASUBUCHI ISATO</au><au>IMAMURA RINTARO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MEMORY SYSTEM AND CONTROL METHOD</title><date>2022-03-31</date><risdate>2022</risdate><abstract>To provide a memory system and a control method for improving the signal quality.SOLUTION: A memory system according to an embodiment includes a semiconductor storage device and a controller. The semiconductor storage device includes an output transistor and a circuit that changes the amount of current in the output transistor. The controller receives a signal output from the semiconductor storage device through the output transistor, and controls the circuit on the basis of the level of the received signal.SELECTED DRAWING: Figure 1 【課題】信号の品質の向上を図ることができるメモリシステムおよび制御方法を提供することである。【解決手段】実施形態のメモリシステムは、半導体記憶装置と、コントローラとを持つ。前記半導体記憶装置は、出力トランジスタと、前記出力トランジスタの電流の大きさを変更する回路とを有する。前記コントローラは、前記半導体記憶装置から前記出力トランジスタを介して出力される信号を受信し、受信した前記信号のレベルに基づいて前記回路を制御する。【選択図】図1</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; jpn
recordid cdi_epo_espacenet_JP2022051277A
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
INFORMATION STORAGE
PHYSICS
PULSE TECHNIQUE
STATIC STORES
title MEMORY SYSTEM AND CONTROL METHOD
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T20%3A30%3A13IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MASUBUCHI%20ISATO&rft.date=2022-03-31&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2022051277A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true