PWM SIGNAL OUTPUT DEVICE AND PWM SIGNAL OUTPUT METHOD
To provide a PWM signal output device capable of appropriately performing current limitation even when a PWM duty reaches 100%.SOLUTION: A current limit logic 4 of a PWM signal output device 1 activates a current limit signal to hold the state when a current supplied to a motor 8 exceeds a current l...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng ; jpn |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | KISHIMOTO KEIJI |
description | To provide a PWM signal output device capable of appropriately performing current limitation even when a PWM duty reaches 100%.SOLUTION: A current limit logic 4 of a PWM signal output device 1 activates a current limit signal to hold the state when a current supplied to a motor 8 exceeds a current limit threshold. When the current limit signal becomes active, an AND gate 22 of a pre-driver 3 blocks an output of a PWM signal from a motor control logic 2 to an inverter circuit 6. Then, the current limit logic 4 releases a state where he current limit signal is activated when an edge of the PWM signal is detected or the activated state continues for a fixed time or more.SELECTED DRAWING: Figure 1
【課題】PWMデューティが100%となった際にも、電流制限を適切に行うことができるPWM信号出力装置を提供する。【解決手段】PWM信号出力装置1の電流制限ロジック4は、モータ8に通電される電流が電流制限閾値を超えると電流制限信号をアクティブにしてその状態を保持する。プリドライバ3のANDゲート22は、電流制限信号がアクティブになると、モータ制御ロジック2からインバータ回路6へのPWM信号の出力を阻止する。そして、電流制限ロジック4は、電流制限信号をアクティブにした状態を、PWM信号のエッジを検出するか、又はそのアクティブにした状態が一定時間以上継続すると解除する。【選択図】図1 |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2019087849A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2019087849A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2019087849A3</originalsourceid><addsrcrecordid>eNrjZDANCPdVCPZ093P0UfAPDQkIDVFwcQ3zdHZVcPRzUcCU9HUN8fB34WFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8V4BRgaGlgYW5hYmlo7GRCkCAD8kKDo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PWM SIGNAL OUTPUT DEVICE AND PWM SIGNAL OUTPUT METHOD</title><source>esp@cenet</source><creator>KISHIMOTO KEIJI</creator><creatorcontrib>KISHIMOTO KEIJI</creatorcontrib><description>To provide a PWM signal output device capable of appropriately performing current limitation even when a PWM duty reaches 100%.SOLUTION: A current limit logic 4 of a PWM signal output device 1 activates a current limit signal to hold the state when a current supplied to a motor 8 exceeds a current limit threshold. When the current limit signal becomes active, an AND gate 22 of a pre-driver 3 blocks an output of a PWM signal from a motor control logic 2 to an inverter circuit 6. Then, the current limit logic 4 releases a state where he current limit signal is activated when an edge of the PWM signal is detected or the activated state continues for a fixed time or more.SELECTED DRAWING: Figure 1
【課題】PWMデューティが100%となった際にも、電流制限を適切に行うことができるPWM信号出力装置を提供する。【解決手段】PWM信号出力装置1の電流制限ロジック4は、モータ8に通電される電流が電流制限閾値を超えると電流制限信号をアクティブにしてその状態を保持する。プリドライバ3のANDゲート22は、電流制限信号がアクティブになると、モータ制御ロジック2からインバータ回路6へのPWM信号の出力を阻止する。そして、電流制限ロジック4は、電流制限信号をアクティブにした状態を、PWM信号のエッジを検出するか、又はそのアクティブにした状態が一定時間以上継続すると解除する。【選択図】図1</description><language>eng ; jpn</language><subject>APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS ; BASIC ELECTRONIC CIRCUITRY ; CONTROL OR REGULATION THEREOF ; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER ; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ; ELECTRICITY ; GENERATION ; PULSE TECHNIQUE</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190606&DB=EPODOC&CC=JP&NR=2019087849A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190606&DB=EPODOC&CC=JP&NR=2019087849A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KISHIMOTO KEIJI</creatorcontrib><title>PWM SIGNAL OUTPUT DEVICE AND PWM SIGNAL OUTPUT METHOD</title><description>To provide a PWM signal output device capable of appropriately performing current limitation even when a PWM duty reaches 100%.SOLUTION: A current limit logic 4 of a PWM signal output device 1 activates a current limit signal to hold the state when a current supplied to a motor 8 exceeds a current limit threshold. When the current limit signal becomes active, an AND gate 22 of a pre-driver 3 blocks an output of a PWM signal from a motor control logic 2 to an inverter circuit 6. Then, the current limit logic 4 releases a state where he current limit signal is activated when an edge of the PWM signal is detected or the activated state continues for a fixed time or more.SELECTED DRAWING: Figure 1
【課題】PWMデューティが100%となった際にも、電流制限を適切に行うことができるPWM信号出力装置を提供する。【解決手段】PWM信号出力装置1の電流制限ロジック4は、モータ8に通電される電流が電流制限閾値を超えると電流制限信号をアクティブにしてその状態を保持する。プリドライバ3のANDゲート22は、電流制限信号がアクティブになると、モータ制御ロジック2からインバータ回路6へのPWM信号の出力を阻止する。そして、電流制限ロジック4は、電流制限信号をアクティブにした状態を、PWM信号のエッジを検出するか、又はそのアクティブにした状態が一定時間以上継続すると解除する。【選択図】図1</description><subject>APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CONTROL OR REGULATION THEREOF</subject><subject>CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER</subject><subject>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</subject><subject>ELECTRICITY</subject><subject>GENERATION</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDANCPdVCPZ093P0UfAPDQkIDVFwcQ3zdHZVcPRzUcCU9HUN8fB34WFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8V4BRgaGlgYW5hYmlo7GRCkCAD8kKDo</recordid><startdate>20190606</startdate><enddate>20190606</enddate><creator>KISHIMOTO KEIJI</creator><scope>EVB</scope></search><sort><creationdate>20190606</creationdate><title>PWM SIGNAL OUTPUT DEVICE AND PWM SIGNAL OUTPUT METHOD</title><author>KISHIMOTO KEIJI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2019087849A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; jpn</language><creationdate>2019</creationdate><topic>APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CONTROL OR REGULATION THEREOF</topic><topic>CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER</topic><topic>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</topic><topic>ELECTRICITY</topic><topic>GENERATION</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>KISHIMOTO KEIJI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KISHIMOTO KEIJI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PWM SIGNAL OUTPUT DEVICE AND PWM SIGNAL OUTPUT METHOD</title><date>2019-06-06</date><risdate>2019</risdate><abstract>To provide a PWM signal output device capable of appropriately performing current limitation even when a PWM duty reaches 100%.SOLUTION: A current limit logic 4 of a PWM signal output device 1 activates a current limit signal to hold the state when a current supplied to a motor 8 exceeds a current limit threshold. When the current limit signal becomes active, an AND gate 22 of a pre-driver 3 blocks an output of a PWM signal from a motor control logic 2 to an inverter circuit 6. Then, the current limit logic 4 releases a state where he current limit signal is activated when an edge of the PWM signal is detected or the activated state continues for a fixed time or more.SELECTED DRAWING: Figure 1
【課題】PWMデューティが100%となった際にも、電流制限を適切に行うことができるPWM信号出力装置を提供する。【解決手段】PWM信号出力装置1の電流制限ロジック4は、モータ8に通電される電流が電流制限閾値を超えると電流制限信号をアクティブにしてその状態を保持する。プリドライバ3のANDゲート22は、電流制限信号がアクティブになると、モータ制御ロジック2からインバータ回路6へのPWM信号の出力を阻止する。そして、電流制限ロジック4は、電流制限信号をアクティブにした状態を、PWM信号のエッジを検出するか、又はそのアクティブにした状態が一定時間以上継続すると解除する。【選択図】図1</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; jpn |
recordid | cdi_epo_espacenet_JP2019087849A |
source | esp@cenet |
subjects | APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS BASIC ELECTRONIC CIRCUITRY CONTROL OR REGULATION THEREOF CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ELECTRICITY GENERATION PULSE TECHNIQUE |
title | PWM SIGNAL OUTPUT DEVICE AND PWM SIGNAL OUTPUT METHOD |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-12T08%3A57%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KISHIMOTO%20KEIJI&rft.date=2019-06-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2019087849A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |