ELECTRONIC SYSTEM WITH MEMORY DEVICE

PROBLEM TO BE SOLVED: To provide an electronic system with hybrid memory devices utilizing single level and multi level memory cells.SOLUTION: Logical addresses are distributed between single level 214 and multilevel 206 memory cells on the basis of a frequency 210 of write operations performed, and...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	WILLIAM HENRY RADKE, MARTIN RAGNAR FURUHJELM, JOHN GELDMAN, MICHAEL MURRAY
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING INFORMATION STORAGE PHYSICS STATIC STORES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	WILLIAM HENRY RADKE MARTIN RAGNAR FURUHJELM JOHN GELDMAN MICHAEL MURRAY
description	PROBLEM TO BE SOLVED: To provide an electronic system with hybrid memory devices utilizing single level and multi level memory cells.SOLUTION: Logical addresses are distributed between single level 214 and multilevel 206 memory cells on the basis of a frequency 210 of write operations performed, and the like. Initial storage of data corresponding to a logical address in memory can be determined by various methods including initially writing all data to single level memory or initially writing all data to multilevel memory, and the like. In other methods, a host directs writes of data to logical address to be performed to single level or multilevel memory cells on the basis of anticipated usage.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2014116031A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2014116031A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2014116031A3</originalsourceid><addsrcrecordid>eNrjZFBx9XF1Dgny9_N0VgiODA5x9VUI9wzxUPB19fUPilRwcQ3zdHblYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBoYmhoZmBsaGjsZEKQIAzy4jdw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>ELECTRONIC SYSTEM WITH MEMORY DEVICE</title><source>esp@cenet</source><creator>WILLIAM HENRY RADKE ; MARTIN RAGNAR FURUHJELM ; JOHN GELDMAN ; MICHAEL MURRAY</creator><creatorcontrib>WILLIAM HENRY RADKE ; MARTIN RAGNAR FURUHJELM ; JOHN GELDMAN ; MICHAEL MURRAY</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide an electronic system with hybrid memory devices utilizing single level and multi level memory cells.SOLUTION: Logical addresses are distributed between single level 214 and multilevel 206 memory cells on the basis of a frequency 210 of write operations performed, and the like. Initial storage of data corresponding to a logical address in memory can be determined by various methods including initially writing all data to single level memory or initially writing all data to multilevel memory, and the like. In other methods, a host directs writes of data to logical address to be performed to single level or multilevel memory cells on the basis of anticipated usage.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140626&DB=EPODOC&CC=JP&NR=2014116031A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140626&DB=EPODOC&CC=JP&NR=2014116031A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WILLIAM HENRY RADKE</creatorcontrib><creatorcontrib>MARTIN RAGNAR FURUHJELM</creatorcontrib><creatorcontrib>JOHN GELDMAN</creatorcontrib><creatorcontrib>MICHAEL MURRAY</creatorcontrib><title>ELECTRONIC SYSTEM WITH MEMORY DEVICE</title><description>PROBLEM TO BE SOLVED: To provide an electronic system with hybrid memory devices utilizing single level and multi level memory cells.SOLUTION: Logical addresses are distributed between single level 214 and multilevel 206 memory cells on the basis of a frequency 210 of write operations performed, and the like. Initial storage of data corresponding to a logical address in memory can be determined by various methods including initially writing all data to single level memory or initially writing all data to multilevel memory, and the like. In other methods, a host directs writes of data to logical address to be performed to single level or multilevel memory cells on the basis of anticipated usage.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFBx9XF1Dgny9_N0VgiODA5x9VUI9wzxUPB19fUPilRwcQ3zdHblYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBoYmhoZmBsaGjsZEKQIAzy4jdw</recordid><startdate>20140626</startdate><enddate>20140626</enddate><creator>WILLIAM HENRY RADKE</creator><creator>MARTIN RAGNAR FURUHJELM</creator><creator>JOHN GELDMAN</creator><creator>MICHAEL MURRAY</creator><scope>EVB</scope></search><sort><creationdate>20140626</creationdate><title>ELECTRONIC SYSTEM WITH MEMORY DEVICE</title><author>WILLIAM HENRY RADKE ; MARTIN RAGNAR FURUHJELM ; JOHN GELDMAN ; MICHAEL MURRAY</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2014116031A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>WILLIAM HENRY RADKE</creatorcontrib><creatorcontrib>MARTIN RAGNAR FURUHJELM</creatorcontrib><creatorcontrib>JOHN GELDMAN</creatorcontrib><creatorcontrib>MICHAEL MURRAY</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WILLIAM HENRY RADKE</au><au>MARTIN RAGNAR FURUHJELM</au><au>JOHN GELDMAN</au><au>MICHAEL MURRAY</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>ELECTRONIC SYSTEM WITH MEMORY DEVICE</title><date>2014-06-26</date><risdate>2014</risdate><abstract>PROBLEM TO BE SOLVED: To provide an electronic system with hybrid memory devices utilizing single level and multi level memory cells.SOLUTION: Logical addresses are distributed between single level 214 and multilevel 206 memory cells on the basis of a frequency 210 of write operations performed, and the like. Initial storage of data corresponding to a logical address in memory can be determined by various methods including initially writing all data to single level memory or initially writing all data to multilevel memory, and the like. In other methods, a host directs writes of data to logical address to be performed to single level or multilevel memory cells on the basis of anticipated usage.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_JP2014116031A
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING INFORMATION STORAGE PHYSICS STATIC STORES
title	ELECTRONIC SYSTEM WITH MEMORY DEVICE
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T12%3A52%3A29IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WILLIAM%20HENRY%20RADKE&rft.date=2014-06-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2014116031A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true