PULSED PLASMA SYSTEM WITH PULSED SAMPLE BIAS FOR ETCHING SEMICONDUCTOR STRUCTURE

PROBLEM TO BE SOLVED: To provide a pulsed plasma system for etching a semiconductor structure with a constant etching rate without depending on structure density.SOLUTION: A pulsed plasma etching process comprises a plurality of duty cycles, and each duty cycle represents the combination of an ON st...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: DESHMUKH SHASHANK C, TODOROV VALENTIN N, LEE KYEONG-TAE, ALEXANDER PATERSON, KIM TAE WON
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator DESHMUKH SHASHANK C
TODOROV VALENTIN N
LEE KYEONG-TAE
ALEXANDER PATERSON
KIM TAE WON
description PROBLEM TO BE SOLVED: To provide a pulsed plasma system for etching a semiconductor structure with a constant etching rate without depending on structure density.SOLUTION: A pulsed plasma etching process comprises a plurality of duty cycles, and each duty cycle represents the combination of an ON state and an OFF state of plasma. Plasma is generated from reactive gas, and the reactive gas is replenished not during the ON state of plasma, but during the OFF state. In another embodiment, a first portion of a sample is removed by applying a continuous plasma etching process. Then, the continuous etching process is terminated, and a second portion of the sample is removed by applying a pulsed plasma etching process with a pulsed sample bias.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2014039050A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2014039050A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2014039050A3</originalsourceid><addsrcrecordid>eNrjZAgICPUJdnVRCPBxDPZ1VAiODA5x9VUI9wzxUIDKBDv6Bvi4Kjh5OgYruPkHKbiGOHt4-rkrBLv6ejr7-7mEOocARYNDgoCM0CBXHgbWtMSc4lReKM3NoOQG0qKbWpAfn1pckJicmpdaEu8VYGRgaGJgbGlgauBoTJQiAPhkL84</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PULSED PLASMA SYSTEM WITH PULSED SAMPLE BIAS FOR ETCHING SEMICONDUCTOR STRUCTURE</title><source>esp@cenet</source><creator>DESHMUKH SHASHANK C ; TODOROV VALENTIN N ; LEE KYEONG-TAE ; ALEXANDER PATERSON ; KIM TAE WON</creator><creatorcontrib>DESHMUKH SHASHANK C ; TODOROV VALENTIN N ; LEE KYEONG-TAE ; ALEXANDER PATERSON ; KIM TAE WON</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a pulsed plasma system for etching a semiconductor structure with a constant etching rate without depending on structure density.SOLUTION: A pulsed plasma etching process comprises a plurality of duty cycles, and each duty cycle represents the combination of an ON state and an OFF state of plasma. Plasma is generated from reactive gas, and the reactive gas is replenished not during the ON state of plasma, but during the OFF state. In another embodiment, a first portion of a sample is removed by applying a continuous plasma etching process. Then, the continuous etching process is terminated, and a second portion of the sample is removed by applying a pulsed plasma etching process with a pulsed sample bias.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20140227&amp;DB=EPODOC&amp;CC=JP&amp;NR=2014039050A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20140227&amp;DB=EPODOC&amp;CC=JP&amp;NR=2014039050A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>DESHMUKH SHASHANK C</creatorcontrib><creatorcontrib>TODOROV VALENTIN N</creatorcontrib><creatorcontrib>LEE KYEONG-TAE</creatorcontrib><creatorcontrib>ALEXANDER PATERSON</creatorcontrib><creatorcontrib>KIM TAE WON</creatorcontrib><title>PULSED PLASMA SYSTEM WITH PULSED SAMPLE BIAS FOR ETCHING SEMICONDUCTOR STRUCTURE</title><description>PROBLEM TO BE SOLVED: To provide a pulsed plasma system for etching a semiconductor structure with a constant etching rate without depending on structure density.SOLUTION: A pulsed plasma etching process comprises a plurality of duty cycles, and each duty cycle represents the combination of an ON state and an OFF state of plasma. Plasma is generated from reactive gas, and the reactive gas is replenished not during the ON state of plasma, but during the OFF state. In another embodiment, a first portion of a sample is removed by applying a continuous plasma etching process. Then, the continuous etching process is terminated, and a second portion of the sample is removed by applying a pulsed plasma etching process with a pulsed sample bias.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAgICPUJdnVRCPBxDPZ1VAiODA5x9VUI9wzxUIDKBDv6Bvi4Kjh5OgYruPkHKbiGOHt4-rkrBLv6ejr7-7mEOocARYNDgoCM0CBXHgbWtMSc4lReKM3NoOQG0qKbWpAfn1pckJicmpdaEu8VYGRgaGJgbGlgauBoTJQiAPhkL84</recordid><startdate>20140227</startdate><enddate>20140227</enddate><creator>DESHMUKH SHASHANK C</creator><creator>TODOROV VALENTIN N</creator><creator>LEE KYEONG-TAE</creator><creator>ALEXANDER PATERSON</creator><creator>KIM TAE WON</creator><scope>EVB</scope></search><sort><creationdate>20140227</creationdate><title>PULSED PLASMA SYSTEM WITH PULSED SAMPLE BIAS FOR ETCHING SEMICONDUCTOR STRUCTURE</title><author>DESHMUKH SHASHANK C ; TODOROV VALENTIN N ; LEE KYEONG-TAE ; ALEXANDER PATERSON ; KIM TAE WON</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2014039050A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>DESHMUKH SHASHANK C</creatorcontrib><creatorcontrib>TODOROV VALENTIN N</creatorcontrib><creatorcontrib>LEE KYEONG-TAE</creatorcontrib><creatorcontrib>ALEXANDER PATERSON</creatorcontrib><creatorcontrib>KIM TAE WON</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>DESHMUKH SHASHANK C</au><au>TODOROV VALENTIN N</au><au>LEE KYEONG-TAE</au><au>ALEXANDER PATERSON</au><au>KIM TAE WON</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PULSED PLASMA SYSTEM WITH PULSED SAMPLE BIAS FOR ETCHING SEMICONDUCTOR STRUCTURE</title><date>2014-02-27</date><risdate>2014</risdate><abstract>PROBLEM TO BE SOLVED: To provide a pulsed plasma system for etching a semiconductor structure with a constant etching rate without depending on structure density.SOLUTION: A pulsed plasma etching process comprises a plurality of duty cycles, and each duty cycle represents the combination of an ON state and an OFF state of plasma. Plasma is generated from reactive gas, and the reactive gas is replenished not during the ON state of plasma, but during the OFF state. In another embodiment, a first portion of a sample is removed by applying a continuous plasma etching process. Then, the continuous etching process is terminated, and a second portion of the sample is removed by applying a pulsed plasma etching process with a pulsed sample bias.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2014039050A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title PULSED PLASMA SYSTEM WITH PULSED SAMPLE BIAS FOR ETCHING SEMICONDUCTOR STRUCTURE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T22%3A44%3A13IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=DESHMUKH%20SHASHANK%20C&rft.date=2014-02-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2014039050A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true