HARDWARE ACCELERATION FOR WWAN TECHNOLOGIES
PROBLEM TO BE SOLVED: To provide hardware acceleration features for enhancing the performance of components operating on networks such as Wireless Wide Area Networks (WWAN).SOLUTION: Among other hardware acceleration features, data deciphering components, interrupt processing components, adaptive ag...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | THOMAS KLINGENBRUNN IDRIS MIR BABBAR UPPINDER S IRFAN A KHAN MARCELLO V LIOY MATHIAS KOHLENZ JEAN-MARIE QD TRAN VIKAS NAGPAL VANITHA A KUMAR GURVINDER S CHHABRA SRIRAM NARAYAN SAMSON JIM SHAILESH MAHESHWARI |
| description | PROBLEM TO BE SOLVED: To provide hardware acceleration features for enhancing the performance of components operating on networks such as Wireless Wide Area Networks (WWAN).SOLUTION: Among other hardware acceleration features, data deciphering components, interrupt processing components, adaptive aggregation methods, optimized data path processing, buffer pool processing, application processing where data is formatted in a suitable format for a destination process, and Keystream bank processing are included. Logic designs are simplified and processing steps are mitigated during wireless network data processing. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2013138431A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2013138431A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2013138431A3</originalsourceid><addsrcrecordid>eNrjZND2cAxyCXcMclVwdHZ29XENcgzx9PdTcPMPUggPd_RTCHF19vDz9_F393QN5mFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8V4BRgaGxobGFibGho7GRCkCAL56JVo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>HARDWARE ACCELERATION FOR WWAN TECHNOLOGIES</title><source>esp@cenet</source><creator>THOMAS KLINGENBRUNN ; IDRIS MIR ; BABBAR UPPINDER S ; IRFAN A KHAN ; MARCELLO V LIOY ; MATHIAS KOHLENZ ; JEAN-MARIE QD TRAN ; VIKAS NAGPAL ; VANITHA A KUMAR ; GURVINDER S CHHABRA ; SRIRAM NARAYAN ; SAMSON JIM ; SHAILESH MAHESHWARI</creator><creatorcontrib>THOMAS KLINGENBRUNN ; IDRIS MIR ; BABBAR UPPINDER S ; IRFAN A KHAN ; MARCELLO V LIOY ; MATHIAS KOHLENZ ; JEAN-MARIE QD TRAN ; VIKAS NAGPAL ; VANITHA A KUMAR ; GURVINDER S CHHABRA ; SRIRAM NARAYAN ; SAMSON JIM ; SHAILESH MAHESHWARI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide hardware acceleration features for enhancing the performance of components operating on networks such as Wireless Wide Area Networks (WWAN).SOLUTION: Among other hardware acceleration features, data deciphering components, interrupt processing components, adaptive aggregation methods, optimized data path processing, buffer pool processing, application processing where data is formatted in a suitable format for a destination process, and Keystream bank processing are included. Logic designs are simplified and processing steps are mitigated during wireless network data processing.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; MULTIPLEX COMMUNICATION ; PHYSICS ; WIRELESS COMMUNICATIONS NETWORKS</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20130711&DB=EPODOC&CC=JP&NR=2013138431A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20130711&DB=EPODOC&CC=JP&NR=2013138431A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>THOMAS KLINGENBRUNN</creatorcontrib><creatorcontrib>IDRIS MIR</creatorcontrib><creatorcontrib>BABBAR UPPINDER S</creatorcontrib><creatorcontrib>IRFAN A KHAN</creatorcontrib><creatorcontrib>MARCELLO V LIOY</creatorcontrib><creatorcontrib>MATHIAS KOHLENZ</creatorcontrib><creatorcontrib>JEAN-MARIE QD TRAN</creatorcontrib><creatorcontrib>VIKAS NAGPAL</creatorcontrib><creatorcontrib>VANITHA A KUMAR</creatorcontrib><creatorcontrib>GURVINDER S CHHABRA</creatorcontrib><creatorcontrib>SRIRAM NARAYAN</creatorcontrib><creatorcontrib>SAMSON JIM</creatorcontrib><creatorcontrib>SHAILESH MAHESHWARI</creatorcontrib><title>HARDWARE ACCELERATION FOR WWAN TECHNOLOGIES</title><description>PROBLEM TO BE SOLVED: To provide hardware acceleration features for enhancing the performance of components operating on networks such as Wireless Wide Area Networks (WWAN).SOLUTION: Among other hardware acceleration features, data deciphering components, interrupt processing components, adaptive aggregation methods, optimized data path processing, buffer pool processing, application processing where data is formatted in a suitable format for a destination process, and Keystream bank processing are included. Logic designs are simplified and processing steps are mitigated during wireless network data processing.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>MULTIPLEX COMMUNICATION</subject><subject>PHYSICS</subject><subject>WIRELESS COMMUNICATIONS NETWORKS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZND2cAxyCXcMclVwdHZ29XENcgzx9PdTcPMPUggPd_RTCHF19vDz9_F393QN5mFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8V4BRgaGxobGFibGho7GRCkCAL56JVo</recordid><startdate>20130711</startdate><enddate>20130711</enddate><creator>THOMAS KLINGENBRUNN</creator><creator>IDRIS MIR</creator><creator>BABBAR UPPINDER S</creator><creator>IRFAN A KHAN</creator><creator>MARCELLO V LIOY</creator><creator>MATHIAS KOHLENZ</creator><creator>JEAN-MARIE QD TRAN</creator><creator>VIKAS NAGPAL</creator><creator>VANITHA A KUMAR</creator><creator>GURVINDER S CHHABRA</creator><creator>SRIRAM NARAYAN</creator><creator>SAMSON JIM</creator><creator>SHAILESH MAHESHWARI</creator><scope>EVB</scope></search><sort><creationdate>20130711</creationdate><title>HARDWARE ACCELERATION FOR WWAN TECHNOLOGIES</title><author>THOMAS KLINGENBRUNN ; IDRIS MIR ; BABBAR UPPINDER S ; IRFAN A KHAN ; MARCELLO V LIOY ; MATHIAS KOHLENZ ; JEAN-MARIE QD TRAN ; VIKAS NAGPAL ; VANITHA A KUMAR ; GURVINDER S CHHABRA ; SRIRAM NARAYAN ; SAMSON JIM ; SHAILESH MAHESHWARI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2013138431A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>MULTIPLEX COMMUNICATION</topic><topic>PHYSICS</topic><topic>WIRELESS COMMUNICATIONS NETWORKS</topic><toplevel>online_resources</toplevel><creatorcontrib>THOMAS KLINGENBRUNN</creatorcontrib><creatorcontrib>IDRIS MIR</creatorcontrib><creatorcontrib>BABBAR UPPINDER S</creatorcontrib><creatorcontrib>IRFAN A KHAN</creatorcontrib><creatorcontrib>MARCELLO V LIOY</creatorcontrib><creatorcontrib>MATHIAS KOHLENZ</creatorcontrib><creatorcontrib>JEAN-MARIE QD TRAN</creatorcontrib><creatorcontrib>VIKAS NAGPAL</creatorcontrib><creatorcontrib>VANITHA A KUMAR</creatorcontrib><creatorcontrib>GURVINDER S CHHABRA</creatorcontrib><creatorcontrib>SRIRAM NARAYAN</creatorcontrib><creatorcontrib>SAMSON JIM</creatorcontrib><creatorcontrib>SHAILESH MAHESHWARI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>THOMAS KLINGENBRUNN</au><au>IDRIS MIR</au><au>BABBAR UPPINDER S</au><au>IRFAN A KHAN</au><au>MARCELLO V LIOY</au><au>MATHIAS KOHLENZ</au><au>JEAN-MARIE QD TRAN</au><au>VIKAS NAGPAL</au><au>VANITHA A KUMAR</au><au>GURVINDER S CHHABRA</au><au>SRIRAM NARAYAN</au><au>SAMSON JIM</au><au>SHAILESH MAHESHWARI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>HARDWARE ACCELERATION FOR WWAN TECHNOLOGIES</title><date>2013-07-11</date><risdate>2013</risdate><abstract>PROBLEM TO BE SOLVED: To provide hardware acceleration features for enhancing the performance of components operating on networks such as Wireless Wide Area Networks (WWAN).SOLUTION: Among other hardware acceleration features, data deciphering components, interrupt processing components, adaptive aggregation methods, optimized data path processing, buffer pool processing, application processing where data is formatted in a suitable format for a destination process, and Keystream bank processing are included. Logic designs are simplified and processing steps are mitigated during wireless network data processing.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JP2013138431A |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC COMMUNICATION TECHNIQUE ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY MULTIPLEX COMMUNICATION PHYSICS WIRELESS COMMUNICATIONS NETWORKS |
| title | HARDWARE ACCELERATION FOR WWAN TECHNOLOGIES |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T14%3A40%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=THOMAS%20KLINGENBRUNN&rft.date=2013-07-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2013138431A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |