MULTIPLEXER, DEMULTIPLEXER, LOOKUP TABLE, AND INTEGRATED CIRCUIT USING CMOS INVERTER

PROBLEM TO BE SOLVED: To provide a multiplexer, a demultiplexer, a lookup table, and an integrated circuit that maintain a smaller difference in propagation delay time between leading and trailing edges of an input signal than before even when a body bias of a P type MOS transistor of a CMOS inverte...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SEKIKAWA TOSHIHIRO, KOIKE HANPEI, HIOKI MASAKAZU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SEKIKAWA TOSHIHIRO
KOIKE HANPEI
HIOKI MASAKAZU
description PROBLEM TO BE SOLVED: To provide a multiplexer, a demultiplexer, a lookup table, and an integrated circuit that maintain a smaller difference in propagation delay time between leading and trailing edges of an input signal than before even when a body bias of a P type MOS transistor of a CMOS inverter is changed.SOLUTION: In the multiplexer, demultiplexer, lookup table, and integrated circuit using a basic configuration that is a selector circuit in which a low threshold CMOS inverter INV1 is connected as an initial stage output buffer to outputs of pass gates M1, M2, the pass gates have body terminals connected to a variable potential body bias power supply VBN, and as for INV1, a P type MOS transistor M3 has a body terminal connected to a variable potential body bias power supply VBP such that a threshold voltage thereof is variable, and an N type MOS transistor M4 has a body terminal connected to a fixed potential power supply VSS such that a threshold voltage thereof is fixed.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2013004998A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2013004998A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2013004998A3</originalsourceid><addsrcrecordid>eNrjZAjxDfUJ8QzwcY1wDdJRcHFF4fr4-3uHBiiEODr5uOooOPq5KHj6hbi6BzmGuLooOHsGOYd6hiiEBnv6uSs4-_oHA2XDXINCXIN4GFjTEnOKU3mhNDeDkptriLOHbmpBfnxqcUFicmpeakm8V4CRgaGxgYGJpaWFozFRigCuPTDQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MULTIPLEXER, DEMULTIPLEXER, LOOKUP TABLE, AND INTEGRATED CIRCUIT USING CMOS INVERTER</title><source>esp@cenet</source><creator>SEKIKAWA TOSHIHIRO ; KOIKE HANPEI ; HIOKI MASAKAZU</creator><creatorcontrib>SEKIKAWA TOSHIHIRO ; KOIKE HANPEI ; HIOKI MASAKAZU</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a multiplexer, a demultiplexer, a lookup table, and an integrated circuit that maintain a smaller difference in propagation delay time between leading and trailing edges of an input signal than before even when a body bias of a P type MOS transistor of a CMOS inverter is changed.SOLUTION: In the multiplexer, demultiplexer, lookup table, and integrated circuit using a basic configuration that is a selector circuit in which a low threshold CMOS inverter INV1 is connected as an initial stage output buffer to outputs of pass gates M1, M2, the pass gates have body terminals connected to a variable potential body bias power supply VBN, and as for INV1, a P type MOS transistor M3 has a body terminal connected to a variable potential body bias power supply VBP such that a threshold voltage thereof is variable, and an N type MOS transistor M4 has a body terminal connected to a fixed potential power supply VSS such that a threshold voltage thereof is fixed.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130107&amp;DB=EPODOC&amp;CC=JP&amp;NR=2013004998A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130107&amp;DB=EPODOC&amp;CC=JP&amp;NR=2013004998A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SEKIKAWA TOSHIHIRO</creatorcontrib><creatorcontrib>KOIKE HANPEI</creatorcontrib><creatorcontrib>HIOKI MASAKAZU</creatorcontrib><title>MULTIPLEXER, DEMULTIPLEXER, LOOKUP TABLE, AND INTEGRATED CIRCUIT USING CMOS INVERTER</title><description>PROBLEM TO BE SOLVED: To provide a multiplexer, a demultiplexer, a lookup table, and an integrated circuit that maintain a smaller difference in propagation delay time between leading and trailing edges of an input signal than before even when a body bias of a P type MOS transistor of a CMOS inverter is changed.SOLUTION: In the multiplexer, demultiplexer, lookup table, and integrated circuit using a basic configuration that is a selector circuit in which a low threshold CMOS inverter INV1 is connected as an initial stage output buffer to outputs of pass gates M1, M2, the pass gates have body terminals connected to a variable potential body bias power supply VBN, and as for INV1, a P type MOS transistor M3 has a body terminal connected to a variable potential body bias power supply VBP such that a threshold voltage thereof is variable, and an N type MOS transistor M4 has a body terminal connected to a fixed potential power supply VSS such that a threshold voltage thereof is fixed.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAjxDfUJ8QzwcY1wDdJRcHFF4fr4-3uHBiiEODr5uOooOPq5KHj6hbi6BzmGuLooOHsGOYd6hiiEBnv6uSs4-_oHA2XDXINCXIN4GFjTEnOKU3mhNDeDkptriLOHbmpBfnxqcUFicmpeakm8V4CRgaGxgYGJpaWFozFRigCuPTDQ</recordid><startdate>20130107</startdate><enddate>20130107</enddate><creator>SEKIKAWA TOSHIHIRO</creator><creator>KOIKE HANPEI</creator><creator>HIOKI MASAKAZU</creator><scope>EVB</scope></search><sort><creationdate>20130107</creationdate><title>MULTIPLEXER, DEMULTIPLEXER, LOOKUP TABLE, AND INTEGRATED CIRCUIT USING CMOS INVERTER</title><author>SEKIKAWA TOSHIHIRO ; KOIKE HANPEI ; HIOKI MASAKAZU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2013004998A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>SEKIKAWA TOSHIHIRO</creatorcontrib><creatorcontrib>KOIKE HANPEI</creatorcontrib><creatorcontrib>HIOKI MASAKAZU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SEKIKAWA TOSHIHIRO</au><au>KOIKE HANPEI</au><au>HIOKI MASAKAZU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MULTIPLEXER, DEMULTIPLEXER, LOOKUP TABLE, AND INTEGRATED CIRCUIT USING CMOS INVERTER</title><date>2013-01-07</date><risdate>2013</risdate><abstract>PROBLEM TO BE SOLVED: To provide a multiplexer, a demultiplexer, a lookup table, and an integrated circuit that maintain a smaller difference in propagation delay time between leading and trailing edges of an input signal than before even when a body bias of a P type MOS transistor of a CMOS inverter is changed.SOLUTION: In the multiplexer, demultiplexer, lookup table, and integrated circuit using a basic configuration that is a selector circuit in which a low threshold CMOS inverter INV1 is connected as an initial stage output buffer to outputs of pass gates M1, M2, the pass gates have body terminals connected to a variable potential body bias power supply VBN, and as for INV1, a P type MOS transistor M3 has a body terminal connected to a variable potential body bias power supply VBP such that a threshold voltage thereof is variable, and an N type MOS transistor M4 has a body terminal connected to a fixed potential power supply VSS such that a threshold voltage thereof is fixed.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2013004998A
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
title MULTIPLEXER, DEMULTIPLEXER, LOOKUP TABLE, AND INTEGRATED CIRCUIT USING CMOS INVERTER
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T02%3A46%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SEKIKAWA%20TOSHIHIRO&rft.date=2013-01-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2013004998A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true