GATE CONTROL CIRCUIT FOR SEMICONDUCTOR SWITCHING ELEMENT

PROBLEM TO BE SOLVED: To ensure and facilitate overvoltage suppression gate control for suppressing heating of a switching element, and ensure and facilitate oscillation prevention and distributed voltage balance control in a semiconductor switch circuit comprising a plurality of switching elements...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: OGURA KAZUYA, URUSHIBATA SHOTA
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator OGURA KAZUYA
URUSHIBATA SHOTA
description PROBLEM TO BE SOLVED: To ensure and facilitate overvoltage suppression gate control for suppressing heating of a switching element, and ensure and facilitate oscillation prevention and distributed voltage balance control in a semiconductor switch circuit comprising a plurality of switching elements connected in series.SOLUTION: Independently of a main gate current to an IGBT 1 applied through a gate resistance A by a gate drive circuit 2, a voltage-compensated gate control circuit 3-6 injects a voltage-compensated gate current via a gate resistance B when a collector-emitter voltage Vce of the IGBT 1 exceeds a threshold value, and stops injecting the voltage-compensated gate current when the voltage Vce falls below the threshold value. The gate resistance B is set to a lower resistance value than that of the gate resistance A. After the injection of the voltage-compensated gate current, a charge amount substantially equivalent to the injection amount of the gate current is drawn from the IGBT 1 as a gate current.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2012253488A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2012253488A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2012253488A3</originalsourceid><addsrcrecordid>eNrjZLBwdwxxVXD29wsJ8vdRcPYMcg71DFFw8w9SCHb19QSKu4Q6h4B44Z4hzh6efu4Krj6uvq5-ITwMrGmJOcWpvFCam0HJzRWoRDe1ID8-tbggMTk1L7Uk3ivAyMDQyMjU2MTCwtGYKEUAzZspLg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>GATE CONTROL CIRCUIT FOR SEMICONDUCTOR SWITCHING ELEMENT</title><source>esp@cenet</source><creator>OGURA KAZUYA ; URUSHIBATA SHOTA</creator><creatorcontrib>OGURA KAZUYA ; URUSHIBATA SHOTA</creatorcontrib><description>PROBLEM TO BE SOLVED: To ensure and facilitate overvoltage suppression gate control for suppressing heating of a switching element, and ensure and facilitate oscillation prevention and distributed voltage balance control in a semiconductor switch circuit comprising a plurality of switching elements connected in series.SOLUTION: Independently of a main gate current to an IGBT 1 applied through a gate resistance A by a gate drive circuit 2, a voltage-compensated gate control circuit 3-6 injects a voltage-compensated gate current via a gate resistance B when a collector-emitter voltage Vce of the IGBT 1 exceeds a threshold value, and stops injecting the voltage-compensated gate current when the voltage Vce falls below the threshold value. The gate resistance B is set to a lower resistance value than that of the gate resistance A. After the injection of the voltage-compensated gate current, a charge amount substantially equivalent to the injection amount of the gate current is drawn from the IGBT 1 as a gate current.</description><language>eng</language><subject>APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS ; BASIC ELECTRONIC CIRCUITRY ; CONTROL OR REGULATION THEREOF ; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER ; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ; ELECTRICITY ; GENERATION ; PULSE TECHNIQUE</subject><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20121220&amp;DB=EPODOC&amp;CC=JP&amp;NR=2012253488A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20121220&amp;DB=EPODOC&amp;CC=JP&amp;NR=2012253488A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>OGURA KAZUYA</creatorcontrib><creatorcontrib>URUSHIBATA SHOTA</creatorcontrib><title>GATE CONTROL CIRCUIT FOR SEMICONDUCTOR SWITCHING ELEMENT</title><description>PROBLEM TO BE SOLVED: To ensure and facilitate overvoltage suppression gate control for suppressing heating of a switching element, and ensure and facilitate oscillation prevention and distributed voltage balance control in a semiconductor switch circuit comprising a plurality of switching elements connected in series.SOLUTION: Independently of a main gate current to an IGBT 1 applied through a gate resistance A by a gate drive circuit 2, a voltage-compensated gate control circuit 3-6 injects a voltage-compensated gate current via a gate resistance B when a collector-emitter voltage Vce of the IGBT 1 exceeds a threshold value, and stops injecting the voltage-compensated gate current when the voltage Vce falls below the threshold value. The gate resistance B is set to a lower resistance value than that of the gate resistance A. After the injection of the voltage-compensated gate current, a charge amount substantially equivalent to the injection amount of the gate current is drawn from the IGBT 1 as a gate current.</description><subject>APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CONTROL OR REGULATION THEREOF</subject><subject>CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER</subject><subject>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</subject><subject>ELECTRICITY</subject><subject>GENERATION</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLBwdwxxVXD29wsJ8vdRcPYMcg71DFFw8w9SCHb19QSKu4Q6h4B44Z4hzh6efu4Krj6uvq5-ITwMrGmJOcWpvFCam0HJzRWoRDe1ID8-tbggMTk1L7Uk3ivAyMDQyMjU2MTCwtGYKEUAzZspLg</recordid><startdate>20121220</startdate><enddate>20121220</enddate><creator>OGURA KAZUYA</creator><creator>URUSHIBATA SHOTA</creator><scope>EVB</scope></search><sort><creationdate>20121220</creationdate><title>GATE CONTROL CIRCUIT FOR SEMICONDUCTOR SWITCHING ELEMENT</title><author>OGURA KAZUYA ; URUSHIBATA SHOTA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2012253488A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><topic>APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CONTROL OR REGULATION THEREOF</topic><topic>CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER</topic><topic>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</topic><topic>ELECTRICITY</topic><topic>GENERATION</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>OGURA KAZUYA</creatorcontrib><creatorcontrib>URUSHIBATA SHOTA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>OGURA KAZUYA</au><au>URUSHIBATA SHOTA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>GATE CONTROL CIRCUIT FOR SEMICONDUCTOR SWITCHING ELEMENT</title><date>2012-12-20</date><risdate>2012</risdate><abstract>PROBLEM TO BE SOLVED: To ensure and facilitate overvoltage suppression gate control for suppressing heating of a switching element, and ensure and facilitate oscillation prevention and distributed voltage balance control in a semiconductor switch circuit comprising a plurality of switching elements connected in series.SOLUTION: Independently of a main gate current to an IGBT 1 applied through a gate resistance A by a gate drive circuit 2, a voltage-compensated gate control circuit 3-6 injects a voltage-compensated gate current via a gate resistance B when a collector-emitter voltage Vce of the IGBT 1 exceeds a threshold value, and stops injecting the voltage-compensated gate current when the voltage Vce falls below the threshold value. The gate resistance B is set to a lower resistance value than that of the gate resistance A. After the injection of the voltage-compensated gate current, a charge amount substantially equivalent to the injection amount of the gate current is drawn from the IGBT 1 as a gate current.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2012253488A
source esp@cenet
subjects APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS
BASIC ELECTRONIC CIRCUITRY
CONTROL OR REGULATION THEREOF
CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER
CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
ELECTRICITY
GENERATION
PULSE TECHNIQUE
title GATE CONTROL CIRCUIT FOR SEMICONDUCTOR SWITCHING ELEMENT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T17%3A19%3A08IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=OGURA%20KAZUYA&rft.date=2012-12-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2012253488A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true