NONVOLATILE MEMORY, MEMORY CONTROLLER, NONVOLATILE MEMORY ACCESSING METHOD, AND PROGRAM
PROBLEM TO BE SOLVED: To provide a nonvolatile memory made of memory cells accessible in units of a byte and permitting ECC processing in units of an optimal data size for required access, a memory controller, a nonvolatile memory accessing method, and a program.SOLUTION: Disclosed herein is a nonvo...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | TSUTSUI KEIICHI NAKANISHI KENICHI |
description | PROBLEM TO BE SOLVED: To provide a nonvolatile memory made of memory cells accessible in units of a byte and permitting ECC processing in units of an optimal data size for required access, a memory controller, a nonvolatile memory accessing method, and a program.SOLUTION: Disclosed herein is a nonvolatile memory including: a nonvolatile memory cell device including at least a nonvolatile memory cell array accessible in units of a word and further accessible with a fixed latency in a first access mode and with a variable latency in a second access mode; a first ECC processing part configured in a first access path and to perform error detection and correction using an ECC on the data output from the memory cell array in the first access mode; and a second ECC processing part configured in a second access path and to perform error detection and correction using the ECC on the data output from the memory cell array in the second access mode. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2012252558A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2012252558A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2012252558A3</originalsourceid><addsrcrecordid>eNrjZAj38_cL8_dxDPH0cVXwdfX1D4rUgdIKzv5-IUH-Pj6uQToKmMoUHJ2dXYODPf3cgQIhHv4uOgqOfi4KAUH-7kGOvjwMrGmJOcWpvFCam0HJzTXE2UM3tSA_PrW4IDE5NS-1JN4rwMjA0MjI1MjU1MLRmChFAFlNMbc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>NONVOLATILE MEMORY, MEMORY CONTROLLER, NONVOLATILE MEMORY ACCESSING METHOD, AND PROGRAM</title><source>esp@cenet</source><creator>TSUTSUI KEIICHI ; NAKANISHI KENICHI</creator><creatorcontrib>TSUTSUI KEIICHI ; NAKANISHI KENICHI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a nonvolatile memory made of memory cells accessible in units of a byte and permitting ECC processing in units of an optimal data size for required access, a memory controller, a nonvolatile memory accessing method, and a program.SOLUTION: Disclosed herein is a nonvolatile memory including: a nonvolatile memory cell device including at least a nonvolatile memory cell array accessible in units of a word and further accessible with a fixed latency in a first access mode and with a variable latency in a second access mode; a first ECC processing part configured in a first access path and to perform error detection and correction using an ECC on the data output from the memory cell array in the first access mode; and a second ECC processing part configured in a second access path and to perform error detection and correction using the ECC on the data output from the memory cell array in the second access mode.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CALCULATING ; CODE CONVERSION IN GENERAL ; CODING ; COMPUTING ; COUNTING ; DECODING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS</subject><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20121220&DB=EPODOC&CC=JP&NR=2012252558A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20121220&DB=EPODOC&CC=JP&NR=2012252558A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TSUTSUI KEIICHI</creatorcontrib><creatorcontrib>NAKANISHI KENICHI</creatorcontrib><title>NONVOLATILE MEMORY, MEMORY CONTROLLER, NONVOLATILE MEMORY ACCESSING METHOD, AND PROGRAM</title><description>PROBLEM TO BE SOLVED: To provide a nonvolatile memory made of memory cells accessible in units of a byte and permitting ECC processing in units of an optimal data size for required access, a memory controller, a nonvolatile memory accessing method, and a program.SOLUTION: Disclosed herein is a nonvolatile memory including: a nonvolatile memory cell device including at least a nonvolatile memory cell array accessible in units of a word and further accessible with a fixed latency in a first access mode and with a variable latency in a second access mode; a first ECC processing part configured in a first access path and to perform error detection and correction using an ECC on the data output from the memory cell array in the first access mode; and a second ECC processing part configured in a second access path and to perform error detection and correction using the ECC on the data output from the memory cell array in the second access mode.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CALCULATING</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>DECODING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAj38_cL8_dxDPH0cVXwdfX1D4rUgdIKzv5-IUH-Pj6uQToKmMoUHJ2dXYODPf3cgQIhHv4uOgqOfi4KAUH-7kGOvjwMrGmJOcWpvFCam0HJzTXE2UM3tSA_PrW4IDE5NS-1JN4rwMjA0MjI1MjU1MLRmChFAFlNMbc</recordid><startdate>20121220</startdate><enddate>20121220</enddate><creator>TSUTSUI KEIICHI</creator><creator>NAKANISHI KENICHI</creator><scope>EVB</scope></search><sort><creationdate>20121220</creationdate><title>NONVOLATILE MEMORY, MEMORY CONTROLLER, NONVOLATILE MEMORY ACCESSING METHOD, AND PROGRAM</title><author>TSUTSUI KEIICHI ; NAKANISHI KENICHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2012252558A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CALCULATING</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>DECODING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>TSUTSUI KEIICHI</creatorcontrib><creatorcontrib>NAKANISHI KENICHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TSUTSUI KEIICHI</au><au>NAKANISHI KENICHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>NONVOLATILE MEMORY, MEMORY CONTROLLER, NONVOLATILE MEMORY ACCESSING METHOD, AND PROGRAM</title><date>2012-12-20</date><risdate>2012</risdate><abstract>PROBLEM TO BE SOLVED: To provide a nonvolatile memory made of memory cells accessible in units of a byte and permitting ECC processing in units of an optimal data size for required access, a memory controller, a nonvolatile memory accessing method, and a program.SOLUTION: Disclosed herein is a nonvolatile memory including: a nonvolatile memory cell device including at least a nonvolatile memory cell array accessible in units of a word and further accessible with a fixed latency in a first access mode and with a variable latency in a second access mode; a first ECC processing part configured in a first access path and to perform error detection and correction using an ECC on the data output from the memory cell array in the first access mode; and a second ECC processing part configured in a second access path and to perform error detection and correction using the ECC on the data output from the memory cell array in the second access mode.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_JP2012252558A |
source | esp@cenet |
subjects | BASIC ELECTRONIC CIRCUITRY CALCULATING CODE CONVERSION IN GENERAL CODING COMPUTING COUNTING DECODING ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS |
title | NONVOLATILE MEMORY, MEMORY CONTROLLER, NONVOLATILE MEMORY ACCESSING METHOD, AND PROGRAM |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T12%3A31%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TSUTSUI%20KEIICHI&rft.date=2012-12-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2012252558A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |