SURFACE MOUNT MULTI-LAYER ELECTRICAL CIRCUIT PROTECTION DEVICE WITH ACTIVE ELEMENT BETWEEN PPTC LAYERS

SURFACE MOUNT MULTI-LAYER ELECTRICAL CIRCUIT PROTECTION DEVICE WITH ACTIVE ELEMENT BETWEEN PPTC LAYERS

PROBLEM TO BE SOLVED: To provide a surface-mountable electrical circuit protection device.SOLUTION: A surface-mountable electrical circuit protection device (10) includes layers defining a first polymeric positive temperature coefficient (PPTC) resistive element (16), a second PPTC resistive element...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: NAVARRO LUIS A, MIKOLAJCZAK ADRIAN P, MONTOYA WAYNE, WALSH CECILIA A
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRICITY
RESISTORS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator NAVARRO LUIS A
MIKOLAJCZAK ADRIAN P
MONTOYA WAYNE
WALSH CECILIA A
description PROBLEM TO BE SOLVED: To provide a surface-mountable electrical circuit protection device.SOLUTION: A surface-mountable electrical circuit protection device (10) includes layers defining a first polymeric positive temperature coefficient (PPTC) resistive element (16), a second PPTC resistive element (18), and at least one heat-generating electrical component (20) such as a planar zener diode chip positioned between, and in thermal contact with, the first and second PPTC elements, such that an electrical current above a threshold level passing through the component causes the component to heat, the heat being transferred to the PPTC resistive elements and tripping at least one, and preferably both of the first and second PPTC elements, to a high resistance state. A series of edge-formed terminal electrodes (22, 24, 26) enable surface-mount connection of the first and second PPTC elements and the electrical component on an electrical circuit substrate, such as a printed circuit board. A method for manufacturing the device is also disclosed.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2012138608A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2012138608A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2012138608A3</originalsourceid><addsrcrecordid>eNqNjM0KgkAURt20iOodLu0FfyDaTrcr3hh1GO8orURiXEUJ9v40RQ_Q6oPDd846mlpnC4UEVeNqgcpp4VirK1kgTSiWUWlAtuhYwNhGAuSmhjN1HLSepQQVUEcfoaIQOZH0RDUYIwjfVruNVtN4X_zut5toX5BgGfv5OfhlHm_-4V_DxWRJmqX58ZAcVf7X6Q1MNTXF</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SURFACE MOUNT MULTI-LAYER ELECTRICAL CIRCUIT PROTECTION DEVICE WITH ACTIVE ELEMENT BETWEEN PPTC LAYERS</title><source>esp@cenet</source><creator>NAVARRO LUIS A ; MIKOLAJCZAK ADRIAN P ; MONTOYA WAYNE ; WALSH CECILIA A</creator><creatorcontrib>NAVARRO LUIS A ; MIKOLAJCZAK ADRIAN P ; MONTOYA WAYNE ; WALSH CECILIA A</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a surface-mountable electrical circuit protection device.SOLUTION: A surface-mountable electrical circuit protection device (10) includes layers defining a first polymeric positive temperature coefficient (PPTC) resistive element (16), a second PPTC resistive element (18), and at least one heat-generating electrical component (20) such as a planar zener diode chip positioned between, and in thermal contact with, the first and second PPTC elements, such that an electrical current above a threshold level passing through the component causes the component to heat, the heat being transferred to the PPTC resistive elements and tripping at least one, and preferably both of the first and second PPTC elements, to a high resistance state. A series of edge-formed terminal electrodes (22, 24, 26) enable surface-mount connection of the first and second PPTC elements and the electrical component on an electrical circuit substrate, such as a printed circuit board. A method for manufacturing the device is also disclosed.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRICITY ; RESISTORS</subject><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20120719&amp;DB=EPODOC&amp;CC=JP&amp;NR=2012138608A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25566,76549</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20120719&amp;DB=EPODOC&amp;CC=JP&amp;NR=2012138608A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NAVARRO LUIS A</creatorcontrib><creatorcontrib>MIKOLAJCZAK ADRIAN P</creatorcontrib><creatorcontrib>MONTOYA WAYNE</creatorcontrib><creatorcontrib>WALSH CECILIA A</creatorcontrib><title>SURFACE MOUNT MULTI-LAYER ELECTRICAL CIRCUIT PROTECTION DEVICE WITH ACTIVE ELEMENT BETWEEN PPTC LAYERS</title><description>PROBLEM TO BE SOLVED: To provide a surface-mountable electrical circuit protection device.SOLUTION: A surface-mountable electrical circuit protection device (10) includes layers defining a first polymeric positive temperature coefficient (PPTC) resistive element (16), a second PPTC resistive element (18), and at least one heat-generating electrical component (20) such as a planar zener diode chip positioned between, and in thermal contact with, the first and second PPTC elements, such that an electrical current above a threshold level passing through the component causes the component to heat, the heat being transferred to the PPTC resistive elements and tripping at least one, and preferably both of the first and second PPTC elements, to a high resistance state. A series of edge-formed terminal electrodes (22, 24, 26) enable surface-mount connection of the first and second PPTC elements and the electrical component on an electrical circuit substrate, such as a printed circuit board. A method for manufacturing the device is also disclosed.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRICITY</subject><subject>RESISTORS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjM0KgkAURt20iOodLu0FfyDaTrcr3hh1GO8orURiXEUJ9v40RQ_Q6oPDd846mlpnC4UEVeNqgcpp4VirK1kgTSiWUWlAtuhYwNhGAuSmhjN1HLSepQQVUEcfoaIQOZH0RDUYIwjfVruNVtN4X_zut5toX5BgGfv5OfhlHm_-4V_DxWRJmqX58ZAcVf7X6Q1MNTXF</recordid><startdate>20120719</startdate><enddate>20120719</enddate><creator>NAVARRO LUIS A</creator><creator>MIKOLAJCZAK ADRIAN P</creator><creator>MONTOYA WAYNE</creator><creator>WALSH CECILIA A</creator><scope>EVB</scope></search><sort><creationdate>20120719</creationdate><title>SURFACE MOUNT MULTI-LAYER ELECTRICAL CIRCUIT PROTECTION DEVICE WITH ACTIVE ELEMENT BETWEEN PPTC LAYERS</title><author>NAVARRO LUIS A ; MIKOLAJCZAK ADRIAN P ; MONTOYA WAYNE ; WALSH CECILIA A</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2012138608A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRICITY</topic><topic>RESISTORS</topic><toplevel>online_resources</toplevel><creatorcontrib>NAVARRO LUIS A</creatorcontrib><creatorcontrib>MIKOLAJCZAK ADRIAN P</creatorcontrib><creatorcontrib>MONTOYA WAYNE</creatorcontrib><creatorcontrib>WALSH CECILIA A</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NAVARRO LUIS A</au><au>MIKOLAJCZAK ADRIAN P</au><au>MONTOYA WAYNE</au><au>WALSH CECILIA A</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SURFACE MOUNT MULTI-LAYER ELECTRICAL CIRCUIT PROTECTION DEVICE WITH ACTIVE ELEMENT BETWEEN PPTC LAYERS</title><date>2012-07-19</date><risdate>2012</risdate><abstract>PROBLEM TO BE SOLVED: To provide a surface-mountable electrical circuit protection device.SOLUTION: A surface-mountable electrical circuit protection device (10) includes layers defining a first polymeric positive temperature coefficient (PPTC) resistive element (16), a second PPTC resistive element (18), and at least one heat-generating electrical component (20) such as a planar zener diode chip positioned between, and in thermal contact with, the first and second PPTC elements, such that an electrical current above a threshold level passing through the component causes the component to heat, the heat being transferred to the PPTC resistive elements and tripping at least one, and preferably both of the first and second PPTC elements, to a high resistance state. A series of edge-formed terminal electrodes (22, 24, 26) enable surface-mount connection of the first and second PPTC elements and the electrical component on an electrical circuit substrate, such as a printed circuit board. A method for manufacturing the device is also disclosed.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2012138608A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRICITY
RESISTORS
title SURFACE MOUNT MULTI-LAYER ELECTRICAL CIRCUIT PROTECTION DEVICE WITH ACTIVE ELEMENT BETWEEN PPTC LAYERS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T07%3A44%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NAVARRO%20LUIS%20A&rft.date=2012-07-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2012138608A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true