INSULATION SUBSTRATE, MANUFACTURING METHOD THEREOF, AND POWER SEMICONDUCTOR DEVICE

PROBLEM TO BE SOLVED: To provide a power semiconductor device using an insulation substrate which maintains service life with reliability of a heat cycle even if temperature change conditions of a heat cycle test makes the transition to more strict conditions.SOLUTION: An insulation substrate accord...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: OTA TATSUO, NISHIBORI HIROSHI, SATO MASAAKI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator OTA TATSUO
NISHIBORI HIROSHI
SATO MASAAKI
description PROBLEM TO BE SOLVED: To provide a power semiconductor device using an insulation substrate which maintains service life with reliability of a heat cycle even if temperature change conditions of a heat cycle test makes the transition to more strict conditions.SOLUTION: An insulation substrate according to this invention includes a ceramic base material 202, a rear surface pattern 203a formed on a rear surface of the ceramic base material 202, and a heat sink 3 joined to the rear surface pattern 203a through solder 5 serving as a joining member. The rear surface pattern 203a has dimples 204 on a surface contacting with the solder 5.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2012114203A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2012114203A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2012114203A3</originalsourceid><addsrcrecordid>eNqNyjEOwiAUgGEWB6Pe4cW5JoV6AYSHYAQaeOjYNAYno03q_aODB3D6h-9fsuRCLmdJLgbI5ZApScIGvAzFSEXl60fwSDZqIIsJo2lABg19vGKCjN6pGHRRFBNovDiFa7a4j4-5bn5dsa1BUnZXp9dQ52m81Wd9D6detFxwvhdtJ7u_pg9eojA5</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INSULATION SUBSTRATE, MANUFACTURING METHOD THEREOF, AND POWER SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>OTA TATSUO ; NISHIBORI HIROSHI ; SATO MASAAKI</creator><creatorcontrib>OTA TATSUO ; NISHIBORI HIROSHI ; SATO MASAAKI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a power semiconductor device using an insulation substrate which maintains service life with reliability of a heat cycle even if temperature change conditions of a heat cycle test makes the transition to more strict conditions.SOLUTION: An insulation substrate according to this invention includes a ceramic base material 202, a rear surface pattern 203a formed on a rear surface of the ceramic base material 202, and a heat sink 3 joined to the rear surface pattern 203a through solder 5 serving as a joining member. The rear surface pattern 203a has dimples 204 on a surface contacting with the solder 5.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20120614&amp;DB=EPODOC&amp;CC=JP&amp;NR=2012114203A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20120614&amp;DB=EPODOC&amp;CC=JP&amp;NR=2012114203A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>OTA TATSUO</creatorcontrib><creatorcontrib>NISHIBORI HIROSHI</creatorcontrib><creatorcontrib>SATO MASAAKI</creatorcontrib><title>INSULATION SUBSTRATE, MANUFACTURING METHOD THEREOF, AND POWER SEMICONDUCTOR DEVICE</title><description>PROBLEM TO BE SOLVED: To provide a power semiconductor device using an insulation substrate which maintains service life with reliability of a heat cycle even if temperature change conditions of a heat cycle test makes the transition to more strict conditions.SOLUTION: An insulation substrate according to this invention includes a ceramic base material 202, a rear surface pattern 203a formed on a rear surface of the ceramic base material 202, and a heat sink 3 joined to the rear surface pattern 203a through solder 5 serving as a joining member. The rear surface pattern 203a has dimples 204 on a surface contacting with the solder 5.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyjEOwiAUgGEWB6Pe4cW5JoV6AYSHYAQaeOjYNAYno03q_aODB3D6h-9fsuRCLmdJLgbI5ZApScIGvAzFSEXl60fwSDZqIIsJo2lABg19vGKCjN6pGHRRFBNovDiFa7a4j4-5bn5dsa1BUnZXp9dQ52m81Wd9D6detFxwvhdtJ7u_pg9eojA5</recordid><startdate>20120614</startdate><enddate>20120614</enddate><creator>OTA TATSUO</creator><creator>NISHIBORI HIROSHI</creator><creator>SATO MASAAKI</creator><scope>EVB</scope></search><sort><creationdate>20120614</creationdate><title>INSULATION SUBSTRATE, MANUFACTURING METHOD THEREOF, AND POWER SEMICONDUCTOR DEVICE</title><author>OTA TATSUO ; NISHIBORI HIROSHI ; SATO MASAAKI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2012114203A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>OTA TATSUO</creatorcontrib><creatorcontrib>NISHIBORI HIROSHI</creatorcontrib><creatorcontrib>SATO MASAAKI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>OTA TATSUO</au><au>NISHIBORI HIROSHI</au><au>SATO MASAAKI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INSULATION SUBSTRATE, MANUFACTURING METHOD THEREOF, AND POWER SEMICONDUCTOR DEVICE</title><date>2012-06-14</date><risdate>2012</risdate><abstract>PROBLEM TO BE SOLVED: To provide a power semiconductor device using an insulation substrate which maintains service life with reliability of a heat cycle even if temperature change conditions of a heat cycle test makes the transition to more strict conditions.SOLUTION: An insulation substrate according to this invention includes a ceramic base material 202, a rear surface pattern 203a formed on a rear surface of the ceramic base material 202, and a heat sink 3 joined to the rear surface pattern 203a through solder 5 serving as a joining member. The rear surface pattern 203a has dimples 204 on a surface contacting with the solder 5.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2012114203A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title INSULATION SUBSTRATE, MANUFACTURING METHOD THEREOF, AND POWER SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T00%3A33%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=OTA%20TATSUO&rft.date=2012-06-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2012114203A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true