SEMICONDUCTOR DEVICE HAVING ELEMENT ISOLATION REGION AND ITS MANUFACTURING METHOD
PROBLEM TO BE SOLVED: To provide semiconductor device having an element isolation region and its manufacturing method in which improvements such as an expansion of an element formation region interval by an expansion of an element isolation region are made.SOLUTION: On a semiconductor substrate 11,...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | FUJIMAGARI JUNICHIRO |
description | PROBLEM TO BE SOLVED: To provide semiconductor device having an element isolation region and its manufacturing method in which improvements such as an expansion of an element formation region interval by an expansion of an element isolation region are made.SOLUTION: On a semiconductor substrate 11, an element isolation region 16 comprises: a first selective impurity introduction region 17 to introduce a first conductivity type impurity of a prescribed concentration; and a second selective impurity introduction region 18 to which a second conductivity type impurity of a prescribed impurity concentration lower than the first selective impurity introduction region 17 is introduced selectively. By selecting an impurity concentration of the second selective impurity introduction region 18, the first conductivity type in the region expanded by a lateral impurity diffusion from the first selective impurity introduction region 17 is cancelled to suppress a practical expansion of the element isolation region 16 in a lateral direction. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2011254095A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2011254095A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2011254095A3</originalsourceid><addsrcrecordid>eNqNyrEKwjAQANAsDqL-w-EutNUOjkdybSJNosmlaykSJ9FC_X-k4Ac4veWtxS2SNdI7lST7AIp6Iwk09sa1QB1Zcgwm-g7ZeAeB2gV0CgxHsOhSg5JTWLol1l5txeoxPue8-7kR-4ZY6kOe3kOep_GeX_kzXK5VUZZVfSrONR7_Sl8YUC_q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE HAVING ELEMENT ISOLATION REGION AND ITS MANUFACTURING METHOD</title><source>esp@cenet</source><creator>FUJIMAGARI JUNICHIRO</creator><creatorcontrib>FUJIMAGARI JUNICHIRO</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide semiconductor device having an element isolation region and its manufacturing method in which improvements such as an expansion of an element formation region interval by an expansion of an element isolation region are made.SOLUTION: On a semiconductor substrate 11, an element isolation region 16 comprises: a first selective impurity introduction region 17 to introduce a first conductivity type impurity of a prescribed concentration; and a second selective impurity introduction region 18 to which a second conductivity type impurity of a prescribed impurity concentration lower than the first selective impurity introduction region 17 is introduced selectively. By selecting an impurity concentration of the second selective impurity introduction region 18, the first conductivity type in the region expanded by a lateral impurity diffusion from the first selective impurity introduction region 17 is cancelled to suppress a practical expansion of the element isolation region 16 in a lateral direction.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20111215&DB=EPODOC&CC=JP&NR=2011254095A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20111215&DB=EPODOC&CC=JP&NR=2011254095A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FUJIMAGARI JUNICHIRO</creatorcontrib><title>SEMICONDUCTOR DEVICE HAVING ELEMENT ISOLATION REGION AND ITS MANUFACTURING METHOD</title><description>PROBLEM TO BE SOLVED: To provide semiconductor device having an element isolation region and its manufacturing method in which improvements such as an expansion of an element formation region interval by an expansion of an element isolation region are made.SOLUTION: On a semiconductor substrate 11, an element isolation region 16 comprises: a first selective impurity introduction region 17 to introduce a first conductivity type impurity of a prescribed concentration; and a second selective impurity introduction region 18 to which a second conductivity type impurity of a prescribed impurity concentration lower than the first selective impurity introduction region 17 is introduced selectively. By selecting an impurity concentration of the second selective impurity introduction region 18, the first conductivity type in the region expanded by a lateral impurity diffusion from the first selective impurity introduction region 17 is cancelled to suppress a practical expansion of the element isolation region 16 in a lateral direction.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQANAsDqL-w-EutNUOjkdybSJNosmlaykSJ9FC_X-k4Ac4veWtxS2SNdI7lST7AIp6Iwk09sa1QB1Zcgwm-g7ZeAeB2gV0CgxHsOhSg5JTWLol1l5txeoxPue8-7kR-4ZY6kOe3kOep_GeX_kzXK5VUZZVfSrONR7_Sl8YUC_q</recordid><startdate>20111215</startdate><enddate>20111215</enddate><creator>FUJIMAGARI JUNICHIRO</creator><scope>EVB</scope></search><sort><creationdate>20111215</creationdate><title>SEMICONDUCTOR DEVICE HAVING ELEMENT ISOLATION REGION AND ITS MANUFACTURING METHOD</title><author>FUJIMAGARI JUNICHIRO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2011254095A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>FUJIMAGARI JUNICHIRO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FUJIMAGARI JUNICHIRO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE HAVING ELEMENT ISOLATION REGION AND ITS MANUFACTURING METHOD</title><date>2011-12-15</date><risdate>2011</risdate><abstract>PROBLEM TO BE SOLVED: To provide semiconductor device having an element isolation region and its manufacturing method in which improvements such as an expansion of an element formation region interval by an expansion of an element isolation region are made.SOLUTION: On a semiconductor substrate 11, an element isolation region 16 comprises: a first selective impurity introduction region 17 to introduce a first conductivity type impurity of a prescribed concentration; and a second selective impurity introduction region 18 to which a second conductivity type impurity of a prescribed impurity concentration lower than the first selective impurity introduction region 17 is introduced selectively. By selecting an impurity concentration of the second selective impurity introduction region 18, the first conductivity type in the region expanded by a lateral impurity diffusion from the first selective impurity introduction region 17 is cancelled to suppress a practical expansion of the element isolation region 16 in a lateral direction.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_JP2011254095A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | SEMICONDUCTOR DEVICE HAVING ELEMENT ISOLATION REGION AND ITS MANUFACTURING METHOD |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-13T18%3A36%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FUJIMAGARI%20JUNICHIRO&rft.date=2011-12-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2011254095A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |