METHOD, PROGRAM AND APPARATUS FOR AIDING WIRING DESIGN
PROBLEM TO BE SOLVED: To improve design accuracy of wiring routes of buses.SOLUTION: A computer executes: a wiring plan generation procedure for generating a wiring plan so that routes of a plurality of buses respectively represented by graphics may not cross with each other in a wiring area includi...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | ODA TAKAHIKO NISHIO YOSHITAKA OTSUKA IKUO KONNO EIICHI SAKATA TOSHIYASU |
| description | PROBLEM TO BE SOLVED: To improve design accuracy of wiring routes of buses.SOLUTION: A computer executes: a wiring plan generation procedure for generating a wiring plan so that routes of a plurality of buses respectively represented by graphics may not cross with each other in a wiring area including one or more wiring layers; a validity determination procedure for verifying, in each bus, whether a wire of each belonging net of the bus can be drawn out from the inside of a component to which the bus is connected; and a wiring plan decision procedure for recording graphics indicating the belonging nets of buses confirmed that all the belonging nets can be drawn out by the validity determiner, in the wiring area: and, in respect to the buses confirmed by the validity determination procedure that at least part of the belonging nets can not be drawn out, reexecutes the wiring plan generation procedure. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2011215874A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2011215874A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2011215874A3</originalsourceid><addsrcrecordid>eNrjZDDzdQ3x8HfRUQgI8ncPcvRVcPRzUXAMCHAMcgwJDVZw8w9ScPR08fRzVwj3DAJRLq7Bnu5-PAysaYk5xam8UJqbQcnNNcTZQze1ID8-tbggMTk1L7Uk3ivAyMDQ0MjQ1MLcxNGYKEUAQbEoFQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD, PROGRAM AND APPARATUS FOR AIDING WIRING DESIGN</title><source>esp@cenet</source><creator>ODA TAKAHIKO ; NISHIO YOSHITAKA ; OTSUKA IKUO ; KONNO EIICHI ; SAKATA TOSHIYASU</creator><creatorcontrib>ODA TAKAHIKO ; NISHIO YOSHITAKA ; OTSUKA IKUO ; KONNO EIICHI ; SAKATA TOSHIYASU</creatorcontrib><description>PROBLEM TO BE SOLVED: To improve design accuracy of wiring routes of buses.SOLUTION: A computer executes: a wiring plan generation procedure for generating a wiring plan so that routes of a plurality of buses respectively represented by graphics may not cross with each other in a wiring area including one or more wiring layers; a validity determination procedure for verifying, in each bus, whether a wire of each belonging net of the bus can be drawn out from the inside of a component to which the bus is connected; and a wiring plan decision procedure for recording graphics indicating the belonging nets of buses confirmed that all the belonging nets can be drawn out by the validity determiner, in the wiring area: and, in respect to the buses confirmed by the validity determination procedure that at least part of the belonging nets can not be drawn out, reexecutes the wiring plan generation procedure.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; PHYSICS ; SEMICONDUCTOR DEVICES</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20111027&DB=EPODOC&CC=JP&NR=2011215874A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20111027&DB=EPODOC&CC=JP&NR=2011215874A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ODA TAKAHIKO</creatorcontrib><creatorcontrib>NISHIO YOSHITAKA</creatorcontrib><creatorcontrib>OTSUKA IKUO</creatorcontrib><creatorcontrib>KONNO EIICHI</creatorcontrib><creatorcontrib>SAKATA TOSHIYASU</creatorcontrib><title>METHOD, PROGRAM AND APPARATUS FOR AIDING WIRING DESIGN</title><description>PROBLEM TO BE SOLVED: To improve design accuracy of wiring routes of buses.SOLUTION: A computer executes: a wiring plan generation procedure for generating a wiring plan so that routes of a plurality of buses respectively represented by graphics may not cross with each other in a wiring area including one or more wiring layers; a validity determination procedure for verifying, in each bus, whether a wire of each belonging net of the bus can be drawn out from the inside of a component to which the bus is connected; and a wiring plan decision procedure for recording graphics indicating the belonging nets of buses confirmed that all the belonging nets can be drawn out by the validity determiner, in the wiring area: and, in respect to the buses confirmed by the validity determination procedure that at least part of the belonging nets can not be drawn out, reexecutes the wiring plan generation procedure.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDDzdQ3x8HfRUQgI8ncPcvRVcPRzUXAMCHAMcgwJDVZw8w9ScPR08fRzVwj3DAJRLq7Bnu5-PAysaYk5xam8UJqbQcnNNcTZQze1ID8-tbggMTk1L7Uk3ivAyMDQ0MjQ1MLcxNGYKEUAQbEoFQ</recordid><startdate>20111027</startdate><enddate>20111027</enddate><creator>ODA TAKAHIKO</creator><creator>NISHIO YOSHITAKA</creator><creator>OTSUKA IKUO</creator><creator>KONNO EIICHI</creator><creator>SAKATA TOSHIYASU</creator><scope>EVB</scope></search><sort><creationdate>20111027</creationdate><title>METHOD, PROGRAM AND APPARATUS FOR AIDING WIRING DESIGN</title><author>ODA TAKAHIKO ; NISHIO YOSHITAKA ; OTSUKA IKUO ; KONNO EIICHI ; SAKATA TOSHIYASU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2011215874A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>ODA TAKAHIKO</creatorcontrib><creatorcontrib>NISHIO YOSHITAKA</creatorcontrib><creatorcontrib>OTSUKA IKUO</creatorcontrib><creatorcontrib>KONNO EIICHI</creatorcontrib><creatorcontrib>SAKATA TOSHIYASU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ODA TAKAHIKO</au><au>NISHIO YOSHITAKA</au><au>OTSUKA IKUO</au><au>KONNO EIICHI</au><au>SAKATA TOSHIYASU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD, PROGRAM AND APPARATUS FOR AIDING WIRING DESIGN</title><date>2011-10-27</date><risdate>2011</risdate><abstract>PROBLEM TO BE SOLVED: To improve design accuracy of wiring routes of buses.SOLUTION: A computer executes: a wiring plan generation procedure for generating a wiring plan so that routes of a plurality of buses respectively represented by graphics may not cross with each other in a wiring area including one or more wiring layers; a validity determination procedure for verifying, in each bus, whether a wire of each belonging net of the bus can be drawn out from the inside of a component to which the bus is connected; and a wiring plan decision procedure for recording graphics indicating the belonging nets of buses confirmed that all the belonging nets can be drawn out by the validity determiner, in the wiring area: and, in respect to the buses confirmed by the validity determination procedure that at least part of the belonging nets can not be drawn out, reexecutes the wiring plan generation procedure.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JP2011215874A |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY PHYSICS SEMICONDUCTOR DEVICES |
| title | METHOD, PROGRAM AND APPARATUS FOR AIDING WIRING DESIGN |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T01%3A50%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ODA%20TAKAHIKO&rft.date=2011-10-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2011215874A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |