RESET CONTROL CIRCUIT

PROBLEM TO BE SOLVED: To provide a reset control circuit improving a security level of a semiconductor integrated circuit in a hardware state.SOLUTION: In the reset control circuit 1, a setting value of reset release timing is previously written in a memory 11, a counter 12 performs free running ope...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: MIZUTANI TATSUO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MIZUTANI TATSUO
description PROBLEM TO BE SOLVED: To provide a reset control circuit improving a security level of a semiconductor integrated circuit in a hardware state.SOLUTION: In the reset control circuit 1, a setting value of reset release timing is previously written in a memory 11, a counter 12 performs free running operation when powered on, a trigger signal output part 13 outputs a trigger signal in each output of an overflow signal from the counter 12, a capture part 14 captures a count value of the counter 12 when an input reset signal comes into a reset release state after the output of the trigger signal, a comparison part 15 compares whether the count value captured by the capture part 14 accords with the reset release timing setting value stored in the memory 11, and an AND gate 16 takes AND between the reset signal and output of the comparison part 15, and outputs it as an internal reset signal.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2011003031A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2011003031A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2011003031A3</originalsourceid><addsrcrecordid>eNrjZBANcg12DVFw9vcLCfL3UXD2DHIO9QzhYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBoaGBgbGBsaGjsZEKQIA19EfPQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>RESET CONTROL CIRCUIT</title><source>esp@cenet</source><creator>MIZUTANI TATSUO</creator><creatorcontrib>MIZUTANI TATSUO</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a reset control circuit improving a security level of a semiconductor integrated circuit in a hardware state.SOLUTION: In the reset control circuit 1, a setting value of reset release timing is previously written in a memory 11, a counter 12 performs free running operation when powered on, a trigger signal output part 13 outputs a trigger signal in each output of an overflow signal from the counter 12, a capture part 14 captures a count value of the counter 12 when an input reset signal comes into a reset release state after the output of the trigger signal, a comparison part 15 compares whether the count value captured by the capture part 14 accords with the reset release timing setting value stored in the memory 11, and an AND gate 16 takes AND between the reset signal and output of the comparison part 15, and outputs it as an internal reset signal.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20110106&amp;DB=EPODOC&amp;CC=JP&amp;NR=2011003031A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25555,76308</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20110106&amp;DB=EPODOC&amp;CC=JP&amp;NR=2011003031A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MIZUTANI TATSUO</creatorcontrib><title>RESET CONTROL CIRCUIT</title><description>PROBLEM TO BE SOLVED: To provide a reset control circuit improving a security level of a semiconductor integrated circuit in a hardware state.SOLUTION: In the reset control circuit 1, a setting value of reset release timing is previously written in a memory 11, a counter 12 performs free running operation when powered on, a trigger signal output part 13 outputs a trigger signal in each output of an overflow signal from the counter 12, a capture part 14 captures a count value of the counter 12 when an input reset signal comes into a reset release state after the output of the trigger signal, a comparison part 15 compares whether the count value captured by the capture part 14 accords with the reset release timing setting value stored in the memory 11, and an AND gate 16 takes AND between the reset signal and output of the comparison part 15, and outputs it as an internal reset signal.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBANcg12DVFw9vcLCfL3UXD2DHIO9QzhYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBoaGBgbGBsaGjsZEKQIA19EfPQ</recordid><startdate>20110106</startdate><enddate>20110106</enddate><creator>MIZUTANI TATSUO</creator><scope>EVB</scope></search><sort><creationdate>20110106</creationdate><title>RESET CONTROL CIRCUIT</title><author>MIZUTANI TATSUO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2011003031A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>MIZUTANI TATSUO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MIZUTANI TATSUO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>RESET CONTROL CIRCUIT</title><date>2011-01-06</date><risdate>2011</risdate><abstract>PROBLEM TO BE SOLVED: To provide a reset control circuit improving a security level of a semiconductor integrated circuit in a hardware state.SOLUTION: In the reset control circuit 1, a setting value of reset release timing is previously written in a memory 11, a counter 12 performs free running operation when powered on, a trigger signal output part 13 outputs a trigger signal in each output of an overflow signal from the counter 12, a capture part 14 captures a count value of the counter 12 when an input reset signal comes into a reset release state after the output of the trigger signal, a comparison part 15 compares whether the count value captured by the capture part 14 accords with the reset release timing setting value stored in the memory 11, and an AND gate 16 takes AND between the reset signal and output of the comparison part 15, and outputs it as an internal reset signal.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2011003031A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title RESET CONTROL CIRCUIT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T00%3A03%3A21IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MIZUTANI%20TATSUO&rft.date=2011-01-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2011003031A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true