STATIC RANDOM ACCESS MEMORY (SRAM) CELL AND METHOD FOR FORMING THE SAME

PROBLEM TO BE SOLVED: To provide a static random access memory (SRAM) cell and a method for forming the same. SOLUTION: The static random access memory (SRAM) cell includes active areas of a plurality of transistors. The longitudinal axes of the active areas of the transistors are all parallel. A fi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WANG PING-WEI, YANG LIE-YONG, CHANG FENG-MING, YANG CHANG-TA
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator WANG PING-WEI
YANG LIE-YONG
CHANG FENG-MING
YANG CHANG-TA
description PROBLEM TO BE SOLVED: To provide a static random access memory (SRAM) cell and a method for forming the same. SOLUTION: The static random access memory (SRAM) cell includes active areas of a plurality of transistors. The longitudinal axes of the active areas of the transistors are all parallel. A first linear intra-cell connection electrically couples the active area of a first pull-down transistor PD-1, the active area of a first pull-up transistor PU-1, and the active area of a first pass-gate transistor PG-1 to a gate electrode 118 of a second pull-down transistor PD-2 and a gate electrode 116 of a second pull-up transistor PU-2. A second linear intra-cell connection electrically couples the active area of the second pull-down transistor PD-2, the active area of the second pull-up transistor PU-2, and the active area of a second pass-gate transistor PG-2 to a gate electrode 112 of the first pull-down transistor PD-1 and a gate electrode 110 of the first pull-up transistor PU-1. COPYRIGHT: (C)2011,JPO&INPIT
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2010226108A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2010226108A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2010226108A3</originalsourceid><addsrcrecordid>eNrjZHAPDnEM8XRWCHL0c_H3VXB0dnYNDlbwdfX1D4pU0AgOcvTVVHB29fFRAMoDhUM8_F0U3PyDQNjX089dIcTDVSHY0deVh4E1LTGnOJUXSnMzKLm5hjh76KYW5MenFhckJqfmpZbEewUYGRgaGBmZGRpYOBoTpQgA2xAsOg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>STATIC RANDOM ACCESS MEMORY (SRAM) CELL AND METHOD FOR FORMING THE SAME</title><source>esp@cenet</source><creator>WANG PING-WEI ; YANG LIE-YONG ; CHANG FENG-MING ; YANG CHANG-TA</creator><creatorcontrib>WANG PING-WEI ; YANG LIE-YONG ; CHANG FENG-MING ; YANG CHANG-TA</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a static random access memory (SRAM) cell and a method for forming the same. SOLUTION: The static random access memory (SRAM) cell includes active areas of a plurality of transistors. The longitudinal axes of the active areas of the transistors are all parallel. A first linear intra-cell connection electrically couples the active area of a first pull-down transistor PD-1, the active area of a first pull-up transistor PU-1, and the active area of a first pass-gate transistor PG-1 to a gate electrode 118 of a second pull-down transistor PD-2 and a gate electrode 116 of a second pull-up transistor PU-2. A second linear intra-cell connection electrically couples the active area of the second pull-down transistor PD-2, the active area of the second pull-up transistor PU-2, and the active area of a second pass-gate transistor PG-2 to a gate electrode 112 of the first pull-down transistor PD-1 and a gate electrode 110 of the first pull-up transistor PU-1. COPYRIGHT: (C)2011,JPO&amp;INPIT</description><language>eng</language><subject>ELECTRICITY</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20101007&amp;DB=EPODOC&amp;CC=JP&amp;NR=2010226108A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20101007&amp;DB=EPODOC&amp;CC=JP&amp;NR=2010226108A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WANG PING-WEI</creatorcontrib><creatorcontrib>YANG LIE-YONG</creatorcontrib><creatorcontrib>CHANG FENG-MING</creatorcontrib><creatorcontrib>YANG CHANG-TA</creatorcontrib><title>STATIC RANDOM ACCESS MEMORY (SRAM) CELL AND METHOD FOR FORMING THE SAME</title><description>PROBLEM TO BE SOLVED: To provide a static random access memory (SRAM) cell and a method for forming the same. SOLUTION: The static random access memory (SRAM) cell includes active areas of a plurality of transistors. The longitudinal axes of the active areas of the transistors are all parallel. A first linear intra-cell connection electrically couples the active area of a first pull-down transistor PD-1, the active area of a first pull-up transistor PU-1, and the active area of a first pass-gate transistor PG-1 to a gate electrode 118 of a second pull-down transistor PD-2 and a gate electrode 116 of a second pull-up transistor PU-2. A second linear intra-cell connection electrically couples the active area of the second pull-down transistor PD-2, the active area of the second pull-up transistor PU-2, and the active area of a second pass-gate transistor PG-2 to a gate electrode 112 of the first pull-down transistor PD-1 and a gate electrode 110 of the first pull-up transistor PU-1. COPYRIGHT: (C)2011,JPO&amp;INPIT</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAPDnEM8XRWCHL0c_H3VXB0dnYNDlbwdfX1D4pU0AgOcvTVVHB29fFRAMoDhUM8_F0U3PyDQNjX089dIcTDVSHY0deVh4E1LTGnOJUXSnMzKLm5hjh76KYW5MenFhckJqfmpZbEewUYGRgaGBmZGRpYOBoTpQgA2xAsOg</recordid><startdate>20101007</startdate><enddate>20101007</enddate><creator>WANG PING-WEI</creator><creator>YANG LIE-YONG</creator><creator>CHANG FENG-MING</creator><creator>YANG CHANG-TA</creator><scope>EVB</scope></search><sort><creationdate>20101007</creationdate><title>STATIC RANDOM ACCESS MEMORY (SRAM) CELL AND METHOD FOR FORMING THE SAME</title><author>WANG PING-WEI ; YANG LIE-YONG ; CHANG FENG-MING ; YANG CHANG-TA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2010226108A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>WANG PING-WEI</creatorcontrib><creatorcontrib>YANG LIE-YONG</creatorcontrib><creatorcontrib>CHANG FENG-MING</creatorcontrib><creatorcontrib>YANG CHANG-TA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WANG PING-WEI</au><au>YANG LIE-YONG</au><au>CHANG FENG-MING</au><au>YANG CHANG-TA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>STATIC RANDOM ACCESS MEMORY (SRAM) CELL AND METHOD FOR FORMING THE SAME</title><date>2010-10-07</date><risdate>2010</risdate><abstract>PROBLEM TO BE SOLVED: To provide a static random access memory (SRAM) cell and a method for forming the same. SOLUTION: The static random access memory (SRAM) cell includes active areas of a plurality of transistors. The longitudinal axes of the active areas of the transistors are all parallel. A first linear intra-cell connection electrically couples the active area of a first pull-down transistor PD-1, the active area of a first pull-up transistor PU-1, and the active area of a first pass-gate transistor PG-1 to a gate electrode 118 of a second pull-down transistor PD-2 and a gate electrode 116 of a second pull-up transistor PU-2. A second linear intra-cell connection electrically couples the active area of the second pull-down transistor PD-2, the active area of the second pull-up transistor PU-2, and the active area of a second pass-gate transistor PG-2 to a gate electrode 112 of the first pull-down transistor PD-1 and a gate electrode 110 of the first pull-up transistor PU-1. COPYRIGHT: (C)2011,JPO&amp;INPIT</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2010226108A
source esp@cenet
subjects ELECTRICITY
title STATIC RANDOM ACCESS MEMORY (SRAM) CELL AND METHOD FOR FORMING THE SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T03%3A09%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WANG%20PING-WEI&rft.date=2010-10-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2010226108A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true