RECONFIGURABLE INTEGRATED CIRCUIT
PROBLEM TO BE SOLVED: To provide a reconfigurableintegrated circuit, which is capable of flexibly setting the rate of fundamental tile having logic function and the rate of fundamental tile having input and output function, in the reconfigurable integrated circuit of a structure, in which a circuit...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | KOIKE HANPEI HIOKI MASAKAZU |
| description | PROBLEM TO BE SOLVED: To provide a reconfigurableintegrated circuit, which is capable of flexibly setting the rate of fundamental tile having logic function and the rate of fundamental tile having input and output function, in the reconfigurable integrated circuit of a structure, in which a circuit block having switch matrix, function block and routing wiring, is employed as a fundamental tile while the fundamental tiles are arranged on the substrate in the shape of array. SOLUTION: In the reconfigurable integrated circuit, having a structure wherein the fundamental tiles of circuit block having switch matrix, function block and routing wiring are arranged on the substrate with the shape of array, the function block is provided with at least both of the logic circuit and the input and output circuit, which are reconfigurable, while the rate of fundamental tile utilizing the logic function and the rate of fundamental tile utilizing the input and output function are constituted of a predetermined rate matching with the usage thereof and the fundamental tile is used in either one of the logic function or the input and output function while employing either one of the logic circuit or the input and output circuit. COPYRIGHT: (C)2010,JPO&INPIT |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2010080870A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2010080870A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2010080870A3</originalsourceid><addsrcrecordid>eNrjZFAMcnX293PzdA8NcnTycVXw9AtxdQ9yDHF1UXD2DHIO9QzhYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBoYGBhYGFuYGjsZEKQIAZxsisg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>RECONFIGURABLE INTEGRATED CIRCUIT</title><source>esp@cenet</source><creator>KOIKE HANPEI ; HIOKI MASAKAZU</creator><creatorcontrib>KOIKE HANPEI ; HIOKI MASAKAZU</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a reconfigurableintegrated circuit, which is capable of flexibly setting the rate of fundamental tile having logic function and the rate of fundamental tile having input and output function, in the reconfigurable integrated circuit of a structure, in which a circuit block having switch matrix, function block and routing wiring, is employed as a fundamental tile while the fundamental tiles are arranged on the substrate in the shape of array. SOLUTION: In the reconfigurable integrated circuit, having a structure wherein the fundamental tiles of circuit block having switch matrix, function block and routing wiring are arranged on the substrate with the shape of array, the function block is provided with at least both of the logic circuit and the input and output circuit, which are reconfigurable, while the rate of fundamental tile utilizing the logic function and the rate of fundamental tile utilizing the input and output function are constituted of a predetermined rate matching with the usage thereof and the fundamental tile is used in either one of the logic function or the input and output function while employing either one of the logic circuit or the input and output circuit. COPYRIGHT: (C)2010,JPO&INPIT</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; BASIC ELECTRONIC CIRCUITRY ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; PULSE TECHNIQUE ; SEMICONDUCTOR DEVICES</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20100408&DB=EPODOC&CC=JP&NR=2010080870A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20100408&DB=EPODOC&CC=JP&NR=2010080870A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KOIKE HANPEI</creatorcontrib><creatorcontrib>HIOKI MASAKAZU</creatorcontrib><title>RECONFIGURABLE INTEGRATED CIRCUIT</title><description>PROBLEM TO BE SOLVED: To provide a reconfigurableintegrated circuit, which is capable of flexibly setting the rate of fundamental tile having logic function and the rate of fundamental tile having input and output function, in the reconfigurable integrated circuit of a structure, in which a circuit block having switch matrix, function block and routing wiring, is employed as a fundamental tile while the fundamental tiles are arranged on the substrate in the shape of array. SOLUTION: In the reconfigurable integrated circuit, having a structure wherein the fundamental tiles of circuit block having switch matrix, function block and routing wiring are arranged on the substrate with the shape of array, the function block is provided with at least both of the logic circuit and the input and output circuit, which are reconfigurable, while the rate of fundamental tile utilizing the logic function and the rate of fundamental tile utilizing the input and output function are constituted of a predetermined rate matching with the usage thereof and the fundamental tile is used in either one of the logic function or the input and output function while employing either one of the logic circuit or the input and output circuit. COPYRIGHT: (C)2010,JPO&INPIT</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAMcnX293PzdA8NcnTycVXw9AtxdQ9yDHF1UXD2DHIO9QzhYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBoYGBhYGFuYGjsZEKQIAZxsisg</recordid><startdate>20100408</startdate><enddate>20100408</enddate><creator>KOIKE HANPEI</creator><creator>HIOKI MASAKAZU</creator><scope>EVB</scope></search><sort><creationdate>20100408</creationdate><title>RECONFIGURABLE INTEGRATED CIRCUIT</title><author>KOIKE HANPEI ; HIOKI MASAKAZU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2010080870A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KOIKE HANPEI</creatorcontrib><creatorcontrib>HIOKI MASAKAZU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KOIKE HANPEI</au><au>HIOKI MASAKAZU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>RECONFIGURABLE INTEGRATED CIRCUIT</title><date>2010-04-08</date><risdate>2010</risdate><abstract>PROBLEM TO BE SOLVED: To provide a reconfigurableintegrated circuit, which is capable of flexibly setting the rate of fundamental tile having logic function and the rate of fundamental tile having input and output function, in the reconfigurable integrated circuit of a structure, in which a circuit block having switch matrix, function block and routing wiring, is employed as a fundamental tile while the fundamental tiles are arranged on the substrate in the shape of array. SOLUTION: In the reconfigurable integrated circuit, having a structure wherein the fundamental tiles of circuit block having switch matrix, function block and routing wiring are arranged on the substrate with the shape of array, the function block is provided with at least both of the logic circuit and the input and output circuit, which are reconfigurable, while the rate of fundamental tile utilizing the logic function and the rate of fundamental tile utilizing the input and output function are constituted of a predetermined rate matching with the usage thereof and the fundamental tile is used in either one of the logic function or the input and output function while employing either one of the logic circuit or the input and output circuit. COPYRIGHT: (C)2010,JPO&INPIT</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JP2010080870A |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS BASIC ELECTRONIC CIRCUITRY ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY PULSE TECHNIQUE SEMICONDUCTOR DEVICES |
| title | RECONFIGURABLE INTEGRATED CIRCUIT |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T03%3A17%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KOIKE%20HANPEI&rft.date=2010-04-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2010080870A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |