SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD

PROBLEM TO BE SOLVED: To more simply manufacture a semiconductor device which generates different stress in MIS (metal-insulator semiconductor) transistors having different conduction types. SOLUTION: A stress distortion generating film 27 is formed on the n-type transistor region A of a semiconduct...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: FUJIMOTO HIROMASA
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator FUJIMOTO HIROMASA
description PROBLEM TO BE SOLVED: To more simply manufacture a semiconductor device which generates different stress in MIS (metal-insulator semiconductor) transistors having different conduction types. SOLUTION: A stress distortion generating film 27 is formed on the n-type transistor region A of a semiconductor substrate 11 so as to cover a side wall 24a and an n-type gate electrode 16. Thereafter, the semiconductor substrate 11 is heated whereby the stress distortion is given to the active region 11a of the n-type transistor region A by the stress distortion generating film 27. The upper part of the active region 11b is then etched by using the stress distortion generating film 27 as a mask in the n-type transistor region A and using the p-type gate electrode 17 as well as the side wall 24b as the masks in the p-type transistor region B whereby a recess unit 14a is formed on the outside part of the side wall 24b in the active region 11b. Thereafter, a semiconductor layer 28A consisting of silicon germanium is formed on the already formed recess unit 14a. COPYRIGHT: (C)2009,JPO&INPIT
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2009065020A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2009065020A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2009065020A3</originalsourceid><addsrcrecordid>eNrjZDAMdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8AwJVvB19At1c3QOCQ3y9HNX8HUN8fB34WFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8V4BRgYGlgZmpgZGBo7GRCkCAKgFJwM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD</title><source>esp@cenet</source><creator>FUJIMOTO HIROMASA</creator><creatorcontrib>FUJIMOTO HIROMASA</creatorcontrib><description>PROBLEM TO BE SOLVED: To more simply manufacture a semiconductor device which generates different stress in MIS (metal-insulator semiconductor) transistors having different conduction types. SOLUTION: A stress distortion generating film 27 is formed on the n-type transistor region A of a semiconductor substrate 11 so as to cover a side wall 24a and an n-type gate electrode 16. Thereafter, the semiconductor substrate 11 is heated whereby the stress distortion is given to the active region 11a of the n-type transistor region A by the stress distortion generating film 27. The upper part of the active region 11b is then etched by using the stress distortion generating film 27 as a mask in the n-type transistor region A and using the p-type gate electrode 17 as well as the side wall 24b as the masks in the p-type transistor region B whereby a recess unit 14a is formed on the outside part of the side wall 24b in the active region 11b. Thereafter, a semiconductor layer 28A consisting of silicon germanium is formed on the already formed recess unit 14a. COPYRIGHT: (C)2009,JPO&amp;INPIT</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20090326&amp;DB=EPODOC&amp;CC=JP&amp;NR=2009065020A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20090326&amp;DB=EPODOC&amp;CC=JP&amp;NR=2009065020A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FUJIMOTO HIROMASA</creatorcontrib><title>SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD</title><description>PROBLEM TO BE SOLVED: To more simply manufacture a semiconductor device which generates different stress in MIS (metal-insulator semiconductor) transistors having different conduction types. SOLUTION: A stress distortion generating film 27 is formed on the n-type transistor region A of a semiconductor substrate 11 so as to cover a side wall 24a and an n-type gate electrode 16. Thereafter, the semiconductor substrate 11 is heated whereby the stress distortion is given to the active region 11a of the n-type transistor region A by the stress distortion generating film 27. The upper part of the active region 11b is then etched by using the stress distortion generating film 27 as a mask in the n-type transistor region A and using the p-type gate electrode 17 as well as the side wall 24b as the masks in the p-type transistor region B whereby a recess unit 14a is formed on the outside part of the side wall 24b in the active region 11b. Thereafter, a semiconductor layer 28A consisting of silicon germanium is formed on the already formed recess unit 14a. COPYRIGHT: (C)2009,JPO&amp;INPIT</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAMdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8AwJVvB19At1c3QOCQ3y9HNX8HUN8fB34WFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8V4BRgYGlgZmpgZGBo7GRCkCAKgFJwM</recordid><startdate>20090326</startdate><enddate>20090326</enddate><creator>FUJIMOTO HIROMASA</creator><scope>EVB</scope></search><sort><creationdate>20090326</creationdate><title>SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD</title><author>FUJIMOTO HIROMASA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2009065020A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>FUJIMOTO HIROMASA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FUJIMOTO HIROMASA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD</title><date>2009-03-26</date><risdate>2009</risdate><abstract>PROBLEM TO BE SOLVED: To more simply manufacture a semiconductor device which generates different stress in MIS (metal-insulator semiconductor) transistors having different conduction types. SOLUTION: A stress distortion generating film 27 is formed on the n-type transistor region A of a semiconductor substrate 11 so as to cover a side wall 24a and an n-type gate electrode 16. Thereafter, the semiconductor substrate 11 is heated whereby the stress distortion is given to the active region 11a of the n-type transistor region A by the stress distortion generating film 27. The upper part of the active region 11b is then etched by using the stress distortion generating film 27 as a mask in the n-type transistor region A and using the p-type gate electrode 17 as well as the side wall 24b as the masks in the p-type transistor region B whereby a recess unit 14a is formed on the outside part of the side wall 24b in the active region 11b. Thereafter, a semiconductor layer 28A consisting of silicon germanium is formed on the already formed recess unit 14a. COPYRIGHT: (C)2009,JPO&amp;INPIT</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2009065020A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T13%3A47%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FUJIMOTO%20HIROMASA&rft.date=2009-03-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2009065020A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true