METHOD FOR MANUFACTURING TAB TAPE
PROBLEM TO BE SOLVED: To provide a method for manufacturing a TAB tape, which can prevent a bipolar phenomenon from occurring during a via-conducting plating operation, and can form a sound via-conducting plated layer with high reliability. SOLUTION: In a process of manufacturing the TAB tape by for...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | KOSAKA HIROYUKI MATSUO NAGAYOSHI SUGIMOTO HIROSHI ASAKAWA TOMOYUKI |
description | PROBLEM TO BE SOLVED: To provide a method for manufacturing a TAB tape, which can prevent a bipolar phenomenon from occurring during a via-conducting plating operation, and can form a sound via-conducting plated layer with high reliability. SOLUTION: In a process of manufacturing the TAB tape by forming wiring layers on both surfaces of an insulating film, forming a via hole in the film tape 2 from one side of the wiring layer toward the other side of the wiring layer, affixing a masking tape 6 onto the surface of the other side of the wiring layer on the film tape 2, and passing the film tape 2 in this state through a plating tank 3 to form a via-conducting plated layer in the one side of the wiring layer and in the inside of the via hole, the method of forming the via-conducting plated layer includes passing the film tape 2 through the plating tank 3 while passing an electric current to the one side of the wiring layer by bringing a power supply roll 9 in a plating side in contact with the one side of the wiring layer, and simultaneously passing an electric current to the other side of the wiring layer, on which the masking tape 6 is affixed, by bringing a power supply roll 10 in a non-plating side in contact with the other side of the wiring layer. COPYRIGHT: (C)2009,JPO&INPIT |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2009062583A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2009062583A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2009062583A3</originalsourceid><addsrcrecordid>eNrjZFD0dQ3x8HdRcPMPUvB19At1c3QOCQ3y9HNXCHF0AuIAVx4G1rTEnOJUXijNzaDk5hri7KGbWpAfn1pckJicmpdaEu8VYGRgYGlgZmRqYexoTJQiAEzCIn8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD FOR MANUFACTURING TAB TAPE</title><source>esp@cenet</source><creator>KOSAKA HIROYUKI ; MATSUO NAGAYOSHI ; SUGIMOTO HIROSHI ; ASAKAWA TOMOYUKI</creator><creatorcontrib>KOSAKA HIROYUKI ; MATSUO NAGAYOSHI ; SUGIMOTO HIROSHI ; ASAKAWA TOMOYUKI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a method for manufacturing a TAB tape, which can prevent a bipolar phenomenon from occurring during a via-conducting plating operation, and can form a sound via-conducting plated layer with high reliability. SOLUTION: In a process of manufacturing the TAB tape by forming wiring layers on both surfaces of an insulating film, forming a via hole in the film tape 2 from one side of the wiring layer toward the other side of the wiring layer, affixing a masking tape 6 onto the surface of the other side of the wiring layer on the film tape 2, and passing the film tape 2 in this state through a plating tank 3 to form a via-conducting plated layer in the one side of the wiring layer and in the inside of the via hole, the method of forming the via-conducting plated layer includes passing the film tape 2 through the plating tank 3 while passing an electric current to the one side of the wiring layer by bringing a power supply roll 9 in a plating side in contact with the one side of the wiring layer, and simultaneously passing an electric current to the other side of the wiring layer, on which the masking tape 6 is affixed, by bringing a power supply roll 10 in a non-plating side in contact with the other side of the wiring layer. COPYRIGHT: (C)2009,JPO&INPIT</description><language>eng</language><subject>APPARATUS THEREFOR ; BASIC ELECTRIC ELEMENTS ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; CHEMISTRY ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; ELECTROFORMING ; ELECTROLYTIC OR ELECTROPHORETIC PROCESSES ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; METALLURGY ; PRINTED CIRCUITS ; PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTIONOF COATINGS ; SEMICONDUCTOR DEVICES</subject><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090326&DB=EPODOC&CC=JP&NR=2009062583A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090326&DB=EPODOC&CC=JP&NR=2009062583A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KOSAKA HIROYUKI</creatorcontrib><creatorcontrib>MATSUO NAGAYOSHI</creatorcontrib><creatorcontrib>SUGIMOTO HIROSHI</creatorcontrib><creatorcontrib>ASAKAWA TOMOYUKI</creatorcontrib><title>METHOD FOR MANUFACTURING TAB TAPE</title><description>PROBLEM TO BE SOLVED: To provide a method for manufacturing a TAB tape, which can prevent a bipolar phenomenon from occurring during a via-conducting plating operation, and can form a sound via-conducting plated layer with high reliability. SOLUTION: In a process of manufacturing the TAB tape by forming wiring layers on both surfaces of an insulating film, forming a via hole in the film tape 2 from one side of the wiring layer toward the other side of the wiring layer, affixing a masking tape 6 onto the surface of the other side of the wiring layer on the film tape 2, and passing the film tape 2 in this state through a plating tank 3 to form a via-conducting plated layer in the one side of the wiring layer and in the inside of the via hole, the method of forming the via-conducting plated layer includes passing the film tape 2 through the plating tank 3 while passing an electric current to the one side of the wiring layer by bringing a power supply roll 9 in a plating side in contact with the one side of the wiring layer, and simultaneously passing an electric current to the other side of the wiring layer, on which the masking tape 6 is affixed, by bringing a power supply roll 10 in a non-plating side in contact with the other side of the wiring layer. COPYRIGHT: (C)2009,JPO&INPIT</description><subject>APPARATUS THEREFOR</subject><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>CHEMISTRY</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>ELECTROFORMING</subject><subject>ELECTROLYTIC OR ELECTROPHORETIC PROCESSES</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>METALLURGY</subject><subject>PRINTED CIRCUITS</subject><subject>PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTIONOF COATINGS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFD0dQ3x8HdRcPMPUvB19At1c3QOCQ3y9HNXCHF0AuIAVx4G1rTEnOJUXijNzaDk5hri7KGbWpAfn1pckJicmpdaEu8VYGRgYGlgZmRqYexoTJQiAEzCIn8</recordid><startdate>20090326</startdate><enddate>20090326</enddate><creator>KOSAKA HIROYUKI</creator><creator>MATSUO NAGAYOSHI</creator><creator>SUGIMOTO HIROSHI</creator><creator>ASAKAWA TOMOYUKI</creator><scope>EVB</scope></search><sort><creationdate>20090326</creationdate><title>METHOD FOR MANUFACTURING TAB TAPE</title><author>KOSAKA HIROYUKI ; MATSUO NAGAYOSHI ; SUGIMOTO HIROSHI ; ASAKAWA TOMOYUKI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2009062583A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><topic>APPARATUS THEREFOR</topic><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>CHEMISTRY</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>ELECTROFORMING</topic><topic>ELECTROLYTIC OR ELECTROPHORETIC PROCESSES</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>METALLURGY</topic><topic>PRINTED CIRCUITS</topic><topic>PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTIONOF COATINGS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KOSAKA HIROYUKI</creatorcontrib><creatorcontrib>MATSUO NAGAYOSHI</creatorcontrib><creatorcontrib>SUGIMOTO HIROSHI</creatorcontrib><creatorcontrib>ASAKAWA TOMOYUKI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KOSAKA HIROYUKI</au><au>MATSUO NAGAYOSHI</au><au>SUGIMOTO HIROSHI</au><au>ASAKAWA TOMOYUKI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD FOR MANUFACTURING TAB TAPE</title><date>2009-03-26</date><risdate>2009</risdate><abstract>PROBLEM TO BE SOLVED: To provide a method for manufacturing a TAB tape, which can prevent a bipolar phenomenon from occurring during a via-conducting plating operation, and can form a sound via-conducting plated layer with high reliability. SOLUTION: In a process of manufacturing the TAB tape by forming wiring layers on both surfaces of an insulating film, forming a via hole in the film tape 2 from one side of the wiring layer toward the other side of the wiring layer, affixing a masking tape 6 onto the surface of the other side of the wiring layer on the film tape 2, and passing the film tape 2 in this state through a plating tank 3 to form a via-conducting plated layer in the one side of the wiring layer and in the inside of the via hole, the method of forming the via-conducting plated layer includes passing the film tape 2 through the plating tank 3 while passing an electric current to the one side of the wiring layer by bringing a power supply roll 9 in a plating side in contact with the one side of the wiring layer, and simultaneously passing an electric current to the other side of the wiring layer, on which the masking tape 6 is affixed, by bringing a power supply roll 10 in a non-plating side in contact with the other side of the wiring layer. COPYRIGHT: (C)2009,JPO&INPIT</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_JP2009062583A |
source | esp@cenet |
subjects | APPARATUS THEREFOR BASIC ELECTRIC ELEMENTS CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS CHEMISTRY ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY ELECTROFORMING ELECTROLYTIC OR ELECTROPHORETIC PROCESSES MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS METALLURGY PRINTED CIRCUITS PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTIONOF COATINGS SEMICONDUCTOR DEVICES |
title | METHOD FOR MANUFACTURING TAB TAPE |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T17%3A00%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KOSAKA%20HIROYUKI&rft.date=2009-03-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2009062583A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |